An Efficient Implementation of Montgomery Powering Ladder in Reconfigurable Hardware

被引：0

作者：

Mesquita, Daniel ^{[1
]}

Perin, Guilherme ^{[1
]}

Herrmann, Fernando Luis ^{[1
]}

Martins, Joao Baptista ^{[1
]}

机构：

[1] Univ Fed Uberlandia, FACOM, Uberlandia, MG, Brazil

来源：

SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2010年

关键词：

Cryptography; Modular Exponentiation; FPGA; EXPONENTIATION; MULTIPLICATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes an efficient architecture to perform modular exponentiation using the Montgomery Powering Ladder algorithm The implementation is composed by two parallel modular multiplication modules in order to speed-up the modular exponentiation time. The modular multiplication architecture is high-radix and presents an one-dimensional array of processing elements within multiplexed multipliers. This architecture can performs the 1024 bits RSA decryption in 2.5 ms. Furthermore, the modular exponentiation architecture presents a countermeasure against SPA attack.

引用

页码：121 / 126

页数：6

共 50 条

[1] EFFICIENT ARCHITECTURES FOR MODULAR EXPONENTIATION USING MONTGOMERY POWERING LADDER
He, Yiruo
Wu, Huapeng
2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 1202 - 1205
[2] Efficient and Scalable Hardware Implementation of Montgomery Modular Multiplication
Issad, M.
Anane, M.
Boudraa, B.
Bellemou, A. M.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (08)
[3] High-radix montgomery modular exponentiation on reconfigurable hardware
Blum, T
Paar, C
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) : 759 - 764
[4] MONTGOMERY AND RNS FOR RSA HARDWARE IMPLEMENTATION
Manochehri, Kooroush
Pourmozafari, Saadat
Sadeghian, Babak
COMPUTING AND INFORMATICS, 2010, 29 (05) : 849 - 880
[5] Efficient Hardware Implementation of the LEDAcrypt Decoder
Koleci, Kristjane
Santini, Paolo
Baldi, Marco
Chiaraluce, Franco
Martina, Maurizio
Masera, Guido
IEEE ACCESS, 2021, 9 : 66223 - 66240
[6] An architecture for the efficient implementation of compressive sampling reconstruction algorithms in reconfigurable hardware
Ortiz, Fernando E.
Kelmelis, Eric J.
Arce, Gonzalo R.
VISUAL INFORMATION PROCESSING XVI, 2007, 6575
[7] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
Nedjah, Nadia
Mourelle, Luiza de Macedo
Wang, Chao
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (06) : 1102 - 1117
[8] Folding BIKE: Scalable Hardware Implementation for Reconfigurable Devices
Richter-Brockmann, Jan
Mono, Johannes
Gueneysu, Tim
IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (05) : 1204 - 1215
[9] Neuron implementation using reconfigurable hardware
Sofron, Emil
Serban, Gheorghe
Bostan, Ionel
Ionescu, Laurentiu
Ionescu, Valeriu
Mazare, Alin
PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL III: INDUSTRIAL AUTOMATION AND CONTROL, 2004, : 189 - 192
[10] The RSA Cryptoprocessor Hardware Implementation Based on Modified Montgomery Algorithm
陈波
王旭
戎蒙恬
JournalofShanghaiJiaotongUniversity, 2005, (02) : 107 - 111

← 1 2 3 4 5 →