An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm

被引：0

作者：

Beer, Salomon ^{[1
,2
]}

Ginosar, Ran ^{[1
]}

Priel, Michael ^{[2
]}

Dobkin, Rostislav ^{[1
]}

Kolodny, Avinoam ^{[1
]}

机构：

[1] Technion Israel Inst Technol, EE Dept, Haifa, Israel

[2] Freescale Semicond, Austin, TX USA

来源：

2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Recent synchronizer metastability measurements indicate degradation of MTBF with technology scaling, calling for measurement and calibration circuits in 65nm circuits and beyond. An on-chip metastability measurement circuit was fabricated in a 65nm 1.1V bulk CMOS. A fully digital on-chip measurement system is presented here that helps to characterize synchronizers in future technologies. Different types of synchronizers were measured and compared. The standard library FF is demonstrated to have lower tau value than various feedback flip-flops.

引用

页码：2593 / 2596

页数：4

共 50 条

[31] Tunable Voltage Reference circuit in a standard 65nm CMOS technology [J].

Ondica, Robert ;

Maljar, David ;

Potocny, Miroslav ;

Arbet, Daniel ;

Stopjakova, Viera .

2025 IEEE 28TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, DDECS, 2025, :80-85

[32] An on-chip measurement circuit for calibration by combination selection [J].

Maunu, Janne ;

Marku, Joona ;

Laiho, Mika ;

Paasio, Ari .

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, :63-+

[33] DC current measurement circuit for on-chip applications [J].

Tam, CKL ;

Roberts, GW .

PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, :101-104

[34] An On-Chip Circuit for Timing Measurement of SRAM IP [J].

Long, Xianjie ;

Wang, Qin ;

Jiang, Jianfei ;

Guan, Nin .

2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, :569-572

[35] Cross-coupling in 65nm Fully Integrated EDGE System On Chip Design and Cross-coupling prevention of complex 65nm SoC [J].

Bonnaud, Pierre-Henri ;

Sommer, Grit .

DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, :1045-+

[36] A 5800 μm2 Process Monitor Circuit for Measurement of in-Die Variation of Vth in 65nm [J].

Lisha, Liron ;

Bass, Ori ;

Shor, Joseph .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (03) :863-867

[37] On-chip photonic transistor based on the spike synchronization in circuit QED [J].

Gul, Yusuf .

INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2018, 32 (08)

[38] Impact of temperature fluctuations on circuit characteristics in 180nm and 65nm CMOS technologies [J].

Kumar, Ranjith ;

Kursun, Volkan .

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, :3858-+

[39] Impact of process variation on 65nm across-chip linewidth variation [J].

Hong, Le ;

Brist, Travis ;

LaCour, Pat ;

Sturtevant, John ;

Niehoff, Martin ;

Niedermaier, Philipp .

DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156

[40] 65nm full-chip implementation using double dipole lithography [J].

Hsu, S ;

Chen, JF ;

Cororan, N ;

Knose, W ;

Van Den Broeke, DJ ;

Laidig, T ;

Wampler, KE ;

Shi, XL ;

Hsu, M ;

Eurlings, M ;

Finders, J ;

Chiou, TB ;

Socha, R ;

Conley, W ;

Hsieh, YW ;

Tuan, S ;

Hsieh, F .

OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 :215-231

← 1 2 3 4 5 →