An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm

被引：0
作者：
Beer, Salomon [1 ,2 ]
Ginosar, Ran [1 ]
Priel, Michael [2 ]
Dobkin, Rostislav [1 ]
Kolodny, Avinoam [1 ]
机构：
[1] Technion Israel Inst Technol, EE Dept, Haifa, Israel
[2] Freescale Semicond, Austin, TX USA
来源：
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Recent synchronizer metastability measurements indicate degradation of MTBF with technology scaling, calling for measurement and calibration circuits in 65nm circuits and beyond. An on-chip metastability measurement circuit was fabricated in a 65nm 1.1V bulk CMOS. A fully digital on-chip measurement system is presented here that helps to characterize synchronizers in future technologies. Different types of synchronizers were measured and compared. The standard library FF is demonstrated to have lower tau value than various feedback flip-flops.
引用
收藏
页码：2593 / 2596
页数：4
相关论文
共 50 条
  • [21] Co-Design and Optimization of a 320 GHz On-Chip Antenna for THz detection in 65nm CMOS Technology
    Quarta, Gabriele
    Perenzoni, Matteo
    D'Amico, Stefano
    2021 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2021,
  • [22] An on-chip jitter measurement circuit for the PLL
    Tsai, CC
    Lee, CL
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 332 - 335
  • [23] Wireless Synchronization of mm-wave Arrays in 65nm CMOS
    Chen, Charles
    Babakhani, Aydin
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [24] Application of CPL mask for whole chip 65nm DRAM patterning
    Lin, O
    Hung, R
    Lee, B
    Wu, YH
    Kozuma, M
    Shih, CL
    Lin, JP
    Hsu, M
    Hsu, SD
    Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 835 - 843
  • [25] Application of CPL mask for whole chip 65nm DRAM patterning
    Lin, O., SPIE - The International Society for Optical Engineering (SPIE):
  • [26] Impact of stress on various circuit characteristics in 65nm PDSOI technology
    Suryagandh, Sushant
    Gupta, Mayank
    Wu, Zhi-Yuan
    Krishnan, Srinath
    Pelella, Mario
    Goo, Jung-Suk
    Thuruthiyil, Ciby
    An, Judy X.
    Chen, Brian Q.
    Subba, Niraj
    Zamudio, Luis
    Yonemura, James
    Icel, Ali B.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 119 - 122
  • [27] Impact of stress on various circuit characteristics in 65nm PDSOI technology
    Suryagandh, Sushant
    Gupta, Mayank
    Wu, Zhi-Yuan
    Krishnan, Srinath
    Pelella, Mario
    Goo, Jung-Suk
    Thuruthiyil, Ciby
    An, Judy X.
    Chen, Brian Q.
    Subba, Niraj
    Zamudio, Luis
    Yonemura, James
    Icel, Ali B.
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 119 - 122
  • [28] An integrated modeling paradigm of circuit reliability for 65nm CMOS technology
    Wang, Wenping
    Reddy, Vijay
    Krishnan, Arland T.
    Vattikonda, Rakesh
    Krishnan, Srikanth
    Cao, Yu
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 511 - +
  • [29] A Circuit for Robustness Enhancement of the Subthreshold SRAM Bitcell in 65nm Technology
    Lv, Baitao
    Li, Ruixing
    Zhu, Jiafeng
    Bai, Na
    Wu, Xiulong
    AUTOMATIC MANUFACTURING SYSTEMS II, PTS 1 AND 2, 2012, 542-543 : 1001 - +
  • [30] A Single Chip Fluorometer for Fluorescence Lifetime Spectroscopy in 65nm CMOS
    Guo, Jian
    Sonkusale, Sameer
    2011 IEEE SENSORS, 2011, : 766 - 769
12345