An ISI Scrambling Technique for Dynamic Element Matching Current-Steering DACs

被引:15
作者
Remple, Jason [1 ]
Panigada, Andrea [1 ]
Galton, Ian [2 ]
机构
[1] Zeku Inc, San Diego, CA 92130 USA
[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92092 USA
基金
美国国家科学基金会;
关键词
Digital-to-analog converter (DAC); inter-symbol interference (ISI); dynamic element matching (DEM); current-steering; non-return-to-zero (NRZ); DBC SFDR; 1; GHZ; GS/S; IM3; CANCELLATION; DISTORTION;
D O I
10.1109/JSSC.2021.3085587
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The linearity of high-resolution current-steering digital-to-analog converters (DACs) is often limited by inter-symbol interference (ISI). While dynamic element matching (DEM) can be applied to convert a portion of the ISI to uncorrelated noise instead of nonlinear distortion, DEM alone fails to prevent ISI from at least introducing strong second-order nonlinear distortion. This paper addresses this problem by proposing, analyzing, and experimentally demonstrating a low-cost add-on technique, called ISI scrambling, that, in conjunction with DEM, causes a DAC's ISI to be free of nonlinear distortion. The ISI scrambling technique is demonstrated in a 1-GS/s, 14-bit DEM DAC implemented in 90 nm CMOS technology. The DAC's measured linearity is in line with the state-of-the-art and its measured output power spectra closely match those predicted by this paper's theoretical results.
引用
收藏
页码:465 / 479
页数:15
相关论文
共 33 条
[1]  
BASAR D, 2018, PANOECONOMICUS, P1
[2]   Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs [J].
Chan, Kok Lim ;
Zhu, Jianyu ;
Galton, Ian .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (09) :2067-2078
[3]   The analysis and improvement of a current-steering DAC's dynamic SFDR-III: The output-dependent delay differences [J].
Chen, Tao ;
Gielen, Georges .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (02) :268-279
[4]  
Engel G., 2012, IEEE ISSCC, P458, DOI DOI 10.1109/ISSCC.2012.6177089
[5]  
Engel G, 2015, SYMP VLSI CIRCUITS
[6]   Why Dynamic-Element-Matching DACs Work [J].
Galton, Ian .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (02) :69-74
[7]  
He T, 2018, ISSCC DIG TECH PAP I, P230, DOI 10.1109/ISSCC.2018.8310268
[8]   A 0.07-mm2 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing [J].
Huang, Hung-Yi ;
Kuo, Tai-Haur .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (09) :2478-2488
[9]  
Jewett B., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P110
[10]   A 600-MS/s DAC With Over 87-dB SFDR and 77-dB Peak SNDR Enabled by Adaptive Cancellation of Static and Dynamic Mismatch Error [J].
Kong, Derui ;
Rivas-Rivera, Kevin ;
Galton, Ian .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (08) :2219-2229