Optimum threshold-voltage tuning for low-power, high-performance microprocessor

被引：5

作者：

Miyazaki, M ^{[1
]}

Ono, G ^{[1
]}

Kawahara, T ^{[1
]}

机构：

[1] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1464513

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Several technologies using threshold-voltage (V(TH)) tuning are introduced for performance control of a microprocessor. Body-bias and supply-voltage control enable V(TH) tuning. Design methodology of the tuning system is analytically discussed. Forward body biasing and V(TH) balancing improves CMOS circuit performance. Some tuning systems, such as a static body-bias control, an adaptive body-bias control, a supply-voltage/body-bias dual control, are introduced. The V(TH) tuning enables a microprocessor to operate in the optimum manner.

引用

页码：17 / 20

页数：4

共 50 条

[41] A high-performance,low-power ∑△ ADC for digital audio applications
罗豪
韩雁
张泽松
韩晓霞
马绍宇
应鹏
朱大中
半导体学报, 2010, 31 (05) : 114 - 120
[42] High-performance low-power sensing scheme for nanoscale SRAMs
Valaee, A.
Al-Khalili, A. J.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (06): : 406 - 413
[43] High-Performance, Low-Power Resonant Clocking Embedded Tutorial
Guthaus, Matthew R.
Taskin, Baris
2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 742 - 745
[44] Trends in high-performance, low-power cache memory architectures
Inoue, Koji
Moshnyaga, Vasily G.
Murakami, Kazuaki
IEICE Transactions on Electronics, 2002, E85-C (02) : 304 - 314
[45] A high-performance, low-power complementary coupled BiCMOS circuit
Leung, WC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 610 - 612
[46] A High-Performance Low-Power Barrett Modular Multiplier for Cryptosystems
Zhang, Bo
Cheng, Zeming
Pedram, Massoud
2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2021,
[47] Two New Low-Power and High-Performance Full Adders
Moaiyeri, Mohammad Hossein
Mirzaee, Reza Faghih
Navi, Keivan
JOURNAL OF COMPUTERS, 2009, 4 (02) : 119 - 126
[48] High-performance low-power approximate Wallace tree multiplier
Abed, Sa'ed
Khalil, Yasser
Modhaffar, Mahdi
Ahmad, Imtiaz
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2334 - 2348
[49] How can we achieve low-power and high-performance?
Aum, P
2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 114 - 114
[50] Bus encoding for low-power high-performance memory systems
Chang, N
Kim, K
Cho, J
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 800 - 805

← 1 2 3 4 5 →