Optimum threshold-voltage tuning for low-power, high-performance microprocessor

被引：5
|
作者：
Miyazaki, M [1 ]
Ono, G [1 ]
Kawahara, T [1 ]
机构：
[1] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan
来源：
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ISCAS.2005.1464513
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Several technologies using threshold-voltage (V(TH)) tuning are introduced for performance control of a microprocessor. Body-bias and supply-voltage control enable V(TH) tuning. Design methodology of the tuning system is analytically discussed. Forward body biasing and V(TH) balancing improves CMOS circuit performance. Some tuning systems, such as a static body-bias control, an adaptive body-bias control, a supply-voltage/body-bias dual control, are introduced. The V(TH) tuning enables a microprocessor to operate in the optimum manner.
引用
收藏
页码：17 / 20
页数：4
相关论文
共 50 条
  • [21] Low-power and High-performance 5:2 Compressors
    Najafi, Amir
    Najafi, Ardalan
    Mirzakuchaki, Sattar
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 33 - 37
  • [22] DIFFERENTIAL CURRENT SWITCH - HIGH-PERFORMANCE AT LOW-POWER
    EICHELBERGER, EB
    BELLO, SE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (03) : 313 - 320
  • [23] CPUs target low-power, high-performance apps
    Electronic Design, 2001, 49 (22)
  • [24] Low-power high-performance arithmetic circuits and architectures
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
  • [25] NEDA: A low-power high-performance DCT architecture
    Shams, AM
    Chidanandan, A
    Pan, W
    Bayoumi, MA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964
  • [26] A High-Performance, Low-Power Linear Algebra Core
    Pedram, Ardavan
    Gerstlauer, Andreas
    van de Geijn, Robert A.
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 35 - 42
  • [27] Designing low-power/high-performance handheld systems
    Ribeiro, M
    ELECTRONIC DESIGN, 1998, 46 (22) : 96H - 96H
  • [28] Trends in high-performance, low-power processor architectures
    Murakami, K
    Magoshi, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 131 - 138
  • [29] Low power ROM Employing Dynamic Threshold-Voltage MOSFET (DTMOS) Technique
    Mustapa, M.
    Mohd-Yasin, F.
    Khaw, M. K.
    Reaz, M. B. I.
    Kordesch, A.
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 103 - +
  • [30] A Dynamic-Adjusting Threshold-Voltage Scheme for FinFETs Low Power Designs
    Cui, XiaoXin
    Ma, KaiSheng
    Liao, Kai
    Liao, Nan
    Wu, Di
    Wei, Wei
    Li, Rui
    Yu, DunShan
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 129 - 132
12345