Optimum threshold-voltage tuning for low-power, high-performance microprocessor

被引：5
|
作者：
Miyazaki, M [1 ]
Ono, G [1 ]
Kawahara, T [1 ]
机构：
[1] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan
来源：
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ISCAS.2005.1464513
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Several technologies using threshold-voltage (V(TH)) tuning are introduced for performance control of a microprocessor. Body-bias and supply-voltage control enable V(TH) tuning. Design methodology of the tuning system is analytically discussed. Forward body biasing and V(TH) balancing improves CMOS circuit performance. Some tuning systems, such as a static body-bias control, an adaptive body-bias control, a supply-voltage/body-bias dual control, are introduced. The V(TH) tuning enables a microprocessor to operate in the optimum manner.
引用
收藏
页码：17 / 20
页数：4
相关论文
共 50 条
  • [1] NSC800 - A LOW-POWER HIGH-PERFORMANCE MICROPROCESSOR FAMILY
    RADA, C
    ELECTRONICS AND POWER, 1981, 27 (03): : 222 - 227
  • [2] Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits
    Wang, Tian
    Cui, Xiaoxin
    Ni, Yewen
    Yu, Dunshan
    Cui, Xiaole
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 1922 - 1929
  • [3] An embedded 32-b microprocessor core for low-power and high-performance applications
    Clark, LT
    Hoffman, EJ
    Miller, J
    Biyani, M
    Liao, YY
    Strazdus, S
    Morrow, M
    Velarde, KE
    Yarch, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) : 1599 - 1608
  • [4] Real-time threshold-voltage control scheme for low-power VLSI under fluctuation of a supply voltage
    Shaheer, A
    Kameyama, M
    ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 15 - 18
  • [5] Low-Power High-Performance Logic Style for Low-Voltage CMOS Technologies
    Bozorgzadeh, Bardia
    Zhian-Tabasy, Ehsan
    Afzali-Kusha, Ali
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 280 - 283
  • [6] Threshold-voltage control schemes through substrate-bias for low-power high-speed CMOS LSI design
    Kuroda, T
    Sakurai, T
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (2-3): : 191 - 201
  • [7] High-performance low-power FFT cores
    Han, Wei
    Erdogan, Ahmet T.
    Arslan, Tughrul
    Hasan, Mohd.
    ETRI JOURNAL, 2008, 30 (03) : 451 - 460
  • [8] High-performance and low-power challenges for sub-70nm microprocessor circuits (Invited paper)
    Krishnamurthy, RK
    Alvandpour, A
    De, V
    Borkar, S
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 125 - 128
  • [9] A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches
    Huang, Chung-Hsun
    Liao, Wei-Chen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (05) : 1141 - 1149
  • [10] Dynamic voltage and frequency management for a low-power embedded microprocessor
    Nakai, M
    Akui, S
    Seno, K
    Meguro, T
    Seki, T
    Kondo, T
    Hashiguchi, A
    Kawahara, H
    Kumano, K
    Shimura, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) : 28 - 35
12345