A wide range charge-balancing circuit using floating-gate transistors

被引：0
|
作者：
Hu, Jingzhen [1 ]
Gordon, Christal [1 ]
机构：
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
来源：
2007 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-16 | 2007年
关键词：
D O I：
暂无
中图分类号：
R318 [生物医学工程];
学科分类号：
0831 ;
摘要：
A CMOS circuit has been designed to produce charge-balanced biphasic current pulses for electrical stimulation of neurons. The circuit uses synaptic current source to generate discharging current pulses for stimulating current with amplitude ranging from 100pA to 110nA and period ranging from 0.2s to 1s. The amplitude and duration of the discharging current is controlled using programmable floating-gate transistors. The circuit has high stimulation efficiency and can be used in various neural microstimulators.
引用
收藏
页码：5696 / 5699
页数：4
相关论文
共 50 条
  • [1] A Regulated Charge Pump for Injecting Floating-Gate Transistors
    Navidi, Mir Mohammad
    Graham, David W.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2270 - 2273
  • [2] TRAPPED CHARGE CHARACTERIZATION AND REMOVAL ON FLOATING-GATE TRANSISTORS
    Degnan, B. P.
    Hasler, P.
    Twigg, Christopher M.
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 617 - +
  • [3] A Regulated Charge Pump for Tunneling Floating-Gate Transistors
    Rumberg, Brandon
    Graham, David W.
    Navidi, Mir Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (03) : 516 - 527
  • [4] On dealing with the charge trapped in floating-gate MOS (FGMOS) transistors
    Rodriguez-Villegas, Esther
    Jimenez, Mariano
    Carvajal, Ramon G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (02) : 156 - 160
  • [5] A novel serial multiplier using floating-gate transistors
    Sinencio, LFC
    Sanchez, AD
    Angulo, JR
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 861 - 864
  • [6] CHARGE RETENTION OF FLOATING-GATE TRANSISTORS UNDER APPLIED BIAS CONDITIONS
    WANG, ST
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (01) : 297 - 299
  • [7] Indirect programming of floating-gate transistors
    Graham, David W.
    Farquhar, Ethan
    Degnan, Brian
    Gordon, Christal
    Hasler, Paul
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) : 951 - 963
  • [8] Indirect programming of floating-gate transistors
    Graham, DW
    Farquhar, E
    Degnan, B
    Gordon, C
    Hasler, P
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2172 - 2175
  • [9] Floating-gate Based CMUT Sensing Circuit Using Capacitive Feedback Charge Amplifier
    Peng, Sheng-Yu
    Qureshi, Muhammad S.
    Basu, Arindam
    Guldiken, Rasim O.
    Degertekin, F. L.
    Hasler, Paul E.
    2006 IEEE ULTRASONICS SYMPOSIUM, VOLS 1-5, PROCEEDINGS, 2006, : 2425 - 2428
  • [10] CMOS current-mode Euclidean distance circuit using floating-gate MOS transistors
    Popa, C
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 585 - 588
12345