Hybrid cascode compensation for two-stage cmos operational amplifiers

被引：16

作者：

Yavari, M ^{[1
]}

Shoaei, O ^{[1
]}

Svelto, F ^{[1
]}

机构：

[1] Univ Tehran, Dept ECE, IC Design Lab, Tehran 14395515, Iran

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1464900

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the analysis of hybrid cascode compensation scheme which is used in two-stage CMOS operational transconductance amplifiers (OTAs). The open loop signal transfer function is derived to allow the accurate estimation of the poles and zeros. This analytical approach shows that the nondominant poles and zeros of the hybrid cascode compensation are about 40 percent greater than the conventional cascode compensation. Circuit level simulation results are provided to show the accuracy of the calculated expressions and also the usefulness of the proposed cascode compensation technique.

引用

页码：1565 / 1568

页数：4

共 6 条

[1] AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR CMOS OPERATIONAL-AMPLIFIERS [J].

AHUJA, BK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :629-633

[2] Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers [J].

Hurst, PJ ;

Lewis, SH ;

Keane, JP ;

Aram, F ;

Dyer, KC .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) :275-285

[3]

Razavi B., 2002, DESIGN ANALOG CMOS I

[4] DESIGN TECHNIQUES FOR CASCODED CMOS OP AMPS WITH IMPROVED PSRR AND COMMON-MODE INPUT RANGE [J].

RIBNER, DB ;

COPELAND, MA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :919-925

[5]

YAO L, 2002, P IEEE INT S CIRC SY, V2, P839

[6]

YAVARI M, 2003, P IEEE INT S LOW POW, P345

← 1 →