A New Methodology for Assessment of the Susceptibility to Data Retention in Floating Gate Non-Volatile Memories

被引：0

作者：

Shih, Chih-Ching ^{[1
]}

Lee, Ming-Yi ^{[1
]}

Ku, Shaw-Hung ^{[1
]}

Lee, Lien-Feng ^{[1
]}

Kuo, Li-Kuang ^{[1
]}

Tsai, Wen-Jer ^{[1
]}

Lin, D. J. ^{[1
]}

Lu, Wen-Pin ^{[1
]}

Lu, Tao-Chen ^{[1
]}

Chen, Kuang-Chao ^{[1
]}

Chao, Yen-Hie ^{[1
]}

Lu, Chih-Yuan ^{[1
]}

机构：

[1] Macronix Int Co Ltd, 16 Li Hsin Rd, Hsinchu, Taiwan

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

Leakage current; Methodology; Nonvolatile memory; Reliability; Simulation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have developed a new methodology with statistical simulation of leakage current resulting in V-t shift over time of tail bit for assessment of the susceptibility to data retention in floating gate flash memories. The statistical simulation results of V-t distribution are verified with measurements of programmed bit in actual product with good agreement. The new methodology can effectively predict the V-t distribution of programmed bit for determining the data retention failure rate of floating gate non-volatile memories without multi-year bakes and analyzing the leakage mechanism of concern for our process and design.

引用

页数：4

共 50 条

[41] Code Generation Limiting Maximum and Minimum Hamming Distances for Non-Volatile Memories [J].

Kojo, Tatsuro ;

Tawada, Masashi ;

Yanagisawa, Masao ;

Togawa, Nozomu .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (12) :2484-2493

[42] Persistently-Secure Processors: Challenges and Opportunities for Securing Non-Volatile Memories [J].

Awad, Amro ;

Suboh, Suboh ;

Ye, Mao ;

Abu Zubair, Kazi ;

Al-Wadi, Mazen .

2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, :612-616

[43] High Current Event and Single Event Functional Interrupt in Non-Volatile Memories [J].

Guillermin, J. ;

Vandevelde, B. ;

Chatry, N. ;

Bezerra, F. ;

Dangla, D. ;

Standarovski, D. ;

Ecoffet, R. .

2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, :204-211

[44] A Materials Screening Methodology for Scaled Non-Volatile Memory in the AI Era [J].

Lanzillo, Nicholas A. ;

Robison, Robert R. .

2019 IEEE ALBANY NANOTECHNOLOGY SYMPOSIUM (ANS), 2019,

[45] Characterization and Modelling of Gate Current Injection in Embedded Non-Volatile Flash Memory [J].

Zaka, Alban ;

Garetto, Davide ;

Rideau, Denis ;

Palestri, Pierpaolo ;

Manceau, Jean-Philippe ;

Dornel, Erwan ;

Rafhay, Quentin ;

Clerc, Raphael ;

Leblebici, Yusuf ;

Tavernier, Clement ;

Jaouen, Herve .

2011 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2011,

[46] Reliability Aspects of Novel Anti-ferroelectric Non-volatile Memories compared to Hafnia based Ferroelectric Memories [J].

Pesic, Milan ;

Schroeder, Uwe ;

Slesazeck, Stefan ;

Mikolajick, Thomas ;

Mikolajick, Thomas .

2017 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2017, :63-68

[47] A flexible floating-gate based organic field-effect transistor non-volatile memory based on F8BT/PMMA integrated floating-gate/tunneling layer [J].

Shu, Shiyao ;

Xu, Ting ;

Su, Jie .

PHYSICA SCRIPTA, 2023, 98 (04)

[48] New non-volatile memory structures for FPGA architectures [J].

Choi, David ;

Choi, Kyu ;

Villasenor, John D. .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (07) :874-881

[49] Reliability and Breakdown Study of Erase Gate Oxide in Split-Gate Non-Volatile Memory Device [J].

Luo, L. ;

Shubhakar, K. ;

Mei, S. ;

Raghavan, N. ;

Zhang, F. ;

Shum, D. ;

Pey, K. L. .

2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,

[50] NROM™ -: a new technology for non-volatile memory products [J].

Bloom, I ;

Pavan, P ;

Eitan, B .

SOLID-STATE ELECTRONICS, 2002, 46 (11) :1757-1763

← 1 2 3 4 5 →