A New Methodology for Assessment of the Susceptibility to Data Retention in Floating Gate Non-Volatile Memories

被引：0

作者：

Shih, Chih-Ching ^{[1
]}

Lee, Ming-Yi ^{[1
]}

Ku, Shaw-Hung ^{[1
]}

Lee, Lien-Feng ^{[1
]}

Kuo, Li-Kuang ^{[1
]}

Tsai, Wen-Jer ^{[1
]}

Lin, D. J. ^{[1
]}

Lu, Wen-Pin ^{[1
]}

Lu, Tao-Chen ^{[1
]}

Chen, Kuang-Chao ^{[1
]}

Chao, Yen-Hie ^{[1
]}

Lu, Chih-Yuan ^{[1
]}

机构：

[1] Macronix Int Co Ltd, 16 Li Hsin Rd, Hsinchu, Taiwan

来源：

2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年

关键词：

Leakage current; Methodology; Nonvolatile memory; Reliability; Simulation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have developed a new methodology with statistical simulation of leakage current resulting in V-t shift over time of tail bit for assessment of the susceptibility to data retention in floating gate flash memories. The statistical simulation results of V-t distribution are verified with measurements of programmed bit in actual product with good agreement. The new methodology can effectively predict the V-t distribution of programmed bit for determining the data retention failure rate of floating gate non-volatile memories without multi-year bakes and analyzing the leakage mechanism of concern for our process and design.

引用

页数：4

共 50 条

[31] Evaluation of layered tunnel barrier charge trapping devices for embedded non-volatile memories [J].

Boutchich, M. ;

Golubovic, D. S. ;

Akil, N. ;

van Duuren, M. .

MICROELECTRONIC ENGINEERING, 2010, 87 (01) :41-46

[32] Self-assembly La-rich nanocrystals in metal-gate MIS structures for non-volatile memories [J].

Juan, Pi-Chun ;

Wang, Jyh-Liang ;

Hsieh, Tsang-Yen ;

Lin, Cheng-Li ;

Yang, Chia-Ming ;

Shye, Der-Chi ;

Liao, Shu-Chuan .

MICROELECTRONIC ENGINEERING, 2015, 138 :27-30

[33] Dynamic Threshold Schemes for Multi-Level Non-Volatile Memories [J].

Sala, Frederic ;

Gabrys, Ryan ;

Dolecek, Lara .

IEEE TRANSACTIONS ON COMMUNICATIONS, 2013, 61 (07) :2624-2634

[34] File System for Non-volatile Main Memories: Performance Testing and Analysis [J].

Li, Yang ;

Liu, Fang ;

Xiao, Nong ;

Yu, Songping ;

Li, Shuo ;

Xing, Yuxuan .

2017 IEEE 15TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 15TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 3RD INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS(DASC/PICOM/DATACOM/CYBERSCI, 2017, :1186-1193

[35] Latency Tails of Byte-Addressable Non-Volatile Memories in Systems [J].

Sun, Chao ;

Le Moal, Damien ;

Wang, Qingbo ;

Mateescu, Robert ;

Blagojevic, Filip ;

Lueker-Boden, Martin ;

Guyot, Cyril ;

Bandic, Zvonimir ;

Vucinic, Dejan .

2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2017, :11-14

[36] New Floating Gate Memory with Excellent Retention Characteristics [J].

Wang, Shuopei ;

He, Congli ;

Tang, Jian ;

Lu, Xiaobo ;

Shen, Cheng ;

Yu, Hua ;

Du, Luojun ;

Li, Jiafang ;

Yang, Rong ;

Shi, Dongxia ;

Zhang, Guangyu .

ADVANCED ELECTRONIC MATERIALS, 2019, 5 (04)

[37] Exploiting Non-Leading Zeroes to Reduce Energy Consumption for Non-Volatile Memories [J].

Choi, Juhee ;

Park, Heemin .

IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2022, 17 (02) :305-307

[38] Assessment methodology of the lateral migration component in data retention of 3D SONOS memories [J].

Liu, Lifang ;

Arreghini, Antonio ;

Van den Bosch, Geert ;

Pan, Liyang ;

Van Houdt, Jan .

MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) :1697-1701

[39] A Versatile Emulator for the Aging Effect of Non-Volatile Memories: The case of NAND Flash [J].

Prodromakis, Antonios ;

Korkotsides, Stelios ;

Antonakopoulos, Theodore .

2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, :9-15

[40] Soteria: Towards Resilient Integrity-Protected and Encrypted Non-Volatile Memories [J].

Abu Zubair, Kazi ;

Gurumurthi, Sudhanva ;

Sridharan, Vilas ;

Awad, Amro .

PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, :1214-1226

← 1 2 3 4 5 →