A New Methodology for Assessment of the Susceptibility to Data Retention in Floating Gate Non-Volatile Memories

被引:0
|
作者
Shih, Chih-Ching [1 ]
Lee, Ming-Yi [1 ]
Ku, Shaw-Hung [1 ]
Lee, Lien-Feng [1 ]
Kuo, Li-Kuang [1 ]
Tsai, Wen-Jer [1 ]
Lin, D. J. [1 ]
Lu, Wen-Pin [1 ]
Lu, Tao-Chen [1 ]
Chen, Kuang-Chao [1 ]
Chao, Yen-Hie [1 ]
Lu, Chih-Yuan [1 ]
机构
[1] Macronix Int Co Ltd, 16 Li Hsin Rd, Hsinchu, Taiwan
来源
2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2017年
关键词
Leakage current; Methodology; Nonvolatile memory; Reliability; Simulation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a new methodology with statistical simulation of leakage current resulting in V-t shift over time of tail bit for assessment of the susceptibility to data retention in floating gate flash memories. The statistical simulation results of V-t distribution are verified with measurements of programmed bit in actual product with good agreement. The new methodology can effectively predict the V-t distribution of programmed bit for determining the data retention failure rate of floating gate non-volatile memories without multi-year bakes and analyzing the leakage mechanism of concern for our process and design.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Total Ionizing Dose Effects in Commercial Floating-Gate-Alternative Non-Volatile Memories
    Gadlage, Matthew J.
    Kay, Matthew J.
    Bruce, David I.
    Roach, Austin H.
    Duncan, Adam R.
    Williams, Aaron M.
    Ingalls, J. David
    2017 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2017, : 182 - 186
  • [2] New Statistical Data and Modeling of Stress-Induced Leakage Current in 3D-NAND Floating Gate Non-Volatile Flash Memories
    Chimenton, Andrea
    Mielke, Neal R.
    Cho, Eunhwan
    Kalastirsky, Ivan
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) : 29 - 31
  • [3] Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories
    Zhao, Weisheng
    Moreau, Mathieu
    Deng, Erya
    Zhang, Yue
    Portal, Jean-Michel
    Klein, Jacques-Olivier
    Bocquet, Marc
    Aziza, Hassen
    Deleruyelle, Damien
    Muller, Christophe
    Querlioz, Damien
    Ben Romdhane, Nesrine
    Ravelosona, Dafine
    Chappert, Claude
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (02) : 443 - 454
  • [4] Non-volatile memories based on Si+-implanted gate oxides
    Gebel, T
    von Borany, J
    Thees, HJ
    Wittmaack, M
    Stegemann, KH
    Skorupa, W
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 247 - 252
  • [5] Investigating Fairness in Disaggregated Non-Volatile Memories
    Kommareddy, Vamsee Reddy
    Hughes, Clayton
    Hammond, Simon David
    Awad, Amro
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 104 - 110
  • [6] Overview of emerging semiconductor non-volatile memories
    Fujisaki, Yoshihisa
    IEICE ELECTRONICS EXPRESS, 2012, 9 (10): : 908 - 925
  • [7] Towards the Development of Flexible Non-Volatile Memories
    Han, Su-Ting
    Zhou, Ye
    Roy, V. A. L.
    ADVANCED MATERIALS, 2013, 25 (38) : 5425 - 5449
  • [8] Chalcogenide alloys as a basis for new non-volatile random access memories
    Dieker, Henning
    Noerenberg, Hajo
    Steimer, Christoph
    Wuttig, Matthias
    FUNCTIONAL PROPERTIES OF NANOSTRUCTURED MATERIALS, 2006, 223 : 455 - +
  • [9] Present and Future Non-Volatile Memories for Space
    Gerardin, Simone
    Paccagnella, Alessandro
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3016 - 3039
  • [10] Test and Reliability of Emerging Non-Volatile Memories
    Hamdioui, Said
    Pouyan, Peyman
    Li, Huawei
    Wang, Ying
    Raychowdhur, Arijit
    Yoon, Insik
    2017 IEEE 26TH ASIAN TEST SYMPOSIUM (ATS), 2017, : 170 - 178