A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications

被引:107
作者
Musa, Ahmed [1 ]
Murakami, Rui
Sato, Takahiro [1 ]
Chaivipas, Win [2 ]
Okada, Kenichi [1 ]
Matsuzawa, Akira [1 ]
机构
[1] Tokyo Inst Technol, Dept Phys Elect, Tokyo 1528552, Japan
[2] Fujitsu Labs, Shin Yokohama, Japan
关键词
CMOS; dual injection; impulse sensitivity function (ISF); injection locking; millimeter-wave; PLL; 16QAM; LOOP;
D O I
10.1109/JSSC.2011.2166336
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a 60 GHz quadrature PLL frequency synthesizer for the IEEE802.15.3c with wide tuning range and low phase noise. The synthesizer is constructed using a 20 GHz PLL that is coupled with a Quadrature Injection Locked Oscillator (QILO) as a frequency tripler to generate the 60 GHz signal. The 20 GHz PLL generates a signal with a phase noise that is lower than -105 dBc/Hz using tail feedback to improve the phase noise while having a 17% tuning range. The proposed 60 GHz QILO uses a combination of parallel and tail injection to enhance the locking range by improving the QILO injection efficiency at the moment of injection and has a 12% tuning range. Both the 20 GHz PLL and the QILO were fabricated as separate chips using a 65 nm CMOS process and measurement results show a phase noise that is less than -95 dBc/Hz@ 1 MHz at 60 GHz while consuming 80 mW from a 1.2 V supply. To the author's knowledge this phase noise is about 20 dB better than recently reported QPLLs and about 10 dB compared to differential PLLs operating at a similar frequency and at a similar offset.
引用
收藏
页码:2635 / 2649
页数:15
相关论文
共 24 条
[1]   A Sliding IF Receiver for mm-wave WLANs in 65nm CMOS [J].
Bozzola, S. ;
Guermandi, D. ;
Vecchi, F. ;
Repossi, M. ;
Pozzoni, M. ;
Mazzanti, A. ;
Svelto, F. .
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, :669-+
[2]   A 50-GHz phase-locked loop in 130-mm CMOS [J].
Cao, Changhua ;
Ding, Yanping ;
O, Kenneth K. .
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, :21-24
[3]   A 60 GHz CMOS Combined mm-wave VCO/Divider with 10-GHz Tuning Range [J].
Catli, Burak ;
Hella, Mona M. .
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, :665-668
[4]   A 56-65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS [J].
Chan, Wei L. ;
Long, John R. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) :2739-2746
[5]  
Chihun Lee, 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P196
[6]   A 16-18.8-GHz sub-integer-N frequency synthesizer for 60-GHz transceivers [J].
Floyd, Brian A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (05) :1076-1086
[7]  
Hajimiri Ali, 2009, Proceedings of the 39th European Solid-State Device Research Conference. ESSDERC 2009, P64, DOI 10.1109/ESSDERC.2009.5331369
[8]   A 9.3MHz to 5.7 GHz Tunable LC-based VCO Using a Divide-by-N Injection-Locked Frequency Divider [J].
Hara, Shoichi ;
Okada, Kenichi ;
Matsuzawa, Akira .
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, :81-84
[9]  
Hegazi E., 2004, The Designer's Guide to High-Purity Oscillators
[10]  
Hoshino H, 2007, PROC EUR SOLID-STATE, P472