Performance Evaluation of Silicon and Germanium Ultrathin Body (1 nm) Junctionless Field-Effect Transistor With Ultrashort Gate Length (1 nm and 3 nm)

被引:40
作者
Jhan, Yi-Ruei [1 ]
Thirunavukkarasu, Vasanthan [1 ]
Wang, Cheng-Ping [1 ]
Wu, Yung-Chun [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 300, Taiwan
关键词
Junctionless FET (JLFET); ultra-thin body (UTB); germanium;
D O I
10.1109/LED.2015.2437715
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon (Si) and Germanium (Ge) ultrathin body junctionless field-effect transistor (UTB-JLFET) with L-G = 1 nm and L-G = 3 nm were demonstrated by solving the coupled drift-diffusion and density-gradient model. The simulation results show that the Si and Ge channel can be used in ultrashort channel device as long as UTB is employed. As UTB is employed, ultrashort channel device does not need to follow an empirical rule of T-ch = L-G/3. Furthermore, Ge UTB-JLFET 6T-SRAM cell has reasonable static noise margin value of 149 mV. The circuit performances reveal that UTB-JLFET can be used for sub-5-nm CMOS technology nodes.
引用
收藏
页码:654 / 656
页数:3
相关论文
共 12 条
[1]  
[Anonymous], 2014, IEDM TECH DIG SA, DOI DOI 10.1109/IEDM.2014.7047001
[2]  
[Anonymous], 2014, IEDM
[3]  
[Anonymous], 2014, TCAD VERS J 2014 09
[4]   Subthreshold behavior of junctionless silicon nanowire transistors from atomic scale simulations [J].
Ansari, Lida ;
Feldman, Baruch ;
Fagas, Giorgos ;
Colinge, Jean-Pierre ;
Greer, James C. .
SOLID-STATE ELECTRONICS, 2012, 71 :58-62
[5]   Simulation of junctionless Si nanowire transistors with 3 nm gate length [J].
Ansari, Lida ;
Feldman, Baruch ;
Fagas, Giorgos ;
Colinge, Jean-Pierre ;
Greer, James C. .
APPLIED PHYSICS LETTERS, 2010, 97 (06)
[6]   Body-Tied Germanium Tri-Gate Junctionless PMOSFET With In-Situ Boron Doped Channel [J].
Chen, Che-Wei ;
Chung, Cheng-Ting ;
Tzeng, Ju-Yuan ;
Chang, Pang-Sheng ;
Luo, Guang-Li ;
Chien, Chao-Hsin .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) :12-14
[7]  
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/NNANO.2010.15, 10.1038/nnano.2010.15]
[8]   Improving switching performance of thin-film transistors in disordered silicon [J].
Guo, Xiaojun ;
Ishii, Tomoyuki ;
Silva, S. R. P. .
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (06) :588-591
[9]  
Jin S., 2014, IEDM, P7, DOI 10.1109/IEDM.2014.7047005
[10]  
Kamata Yoshiki, 2013, 2013 Symposium on VLSI Technology, pT94