Operational Transconductance Amplifier With Class-B Slew-Rate Boosting for Fast High-Performance Switched-Capacitor Circuits

被引:26
作者
Naderi, Mohammad H. [1 ]
Prakash, Suraj [1 ]
Silva-Martinez, Jose [1 ]
机构
[1] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA
基金
美国国家科学基金会;
关键词
Slew rate boosting; switched-capacitor circuits; class B; linear settling; and high speed pipelined ADC; RATE ENHANCEMENT; FOLDED-CASCODE; NOISE; COMPENSATION; MODULATOR; FILTER; TIME; LOAD;
D O I
10.1109/TCSI.2018.2852273
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a technique for slew-rate (SR) boosting suitable for switched-capacitor circuits is proposed. The proposed technique makes use of a class-B auxiliary amplifier that generates a compensating current only when high SR is demanded by large signals. The proposed architecture employs simple circuitry to detect the need for a large output current by employing a highly sensitive pre-amplifier followed by a class-B amplifier. The functionality of the class-B transconductance amplifier is dictated by a predefined hysteresis, and operates in parallel with the main amplifier. The proposed solution demands small static power (under 20% of main amplifier power) due to its class-B nature. The experimental results in a 40-nm CMOS technology show more than 45% reduction in slew time, and a 28% shorter slew time for 1% settling time when used in a typical 4.5 bit/stage block commonly used in pipelined analog-to-digital converters. Compared with the core amplifier, HD3 at 500 MHz reduces by more than 10 dB when the SR boosting circuit is activated.
引用
收藏
页码:3769 / 3779
页数:11
相关论文
共 30 条
[1]   A 10.7-MHz sixth-order SC ladder filter in 0.35-μm CMOS technology [J].
Adut, Jozef ;
Silva-Martinez, Jose ;
Rocha-Perez, Miguel .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (08) :1625-1635
[2]  
[Anonymous], P IEEE INT S CIRC SY
[3]   The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier [J].
Assaad, Rida S. ;
Silva-Martinez, Jose .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) :2535-2542
[4]  
Bu S, 2015, IEEE INT SYMP CIRC S, P2073, DOI 10.1109/ISCAS.2015.7169086
[5]   Cross Feedforward Cascode Compensation for Low-Power Three-Stage Amplifier With Large Capacitive Load [J].
Chong, Sau Siong ;
Chan, Pak Kwong .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) :2227-2234
[6]  
Dubey AK, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), P1612, DOI 10.1109/CCAA.2016.7813982
[7]   160 MS/s 20 MHz bandwidth third-order noise shaping SAR ADC [J].
Ghaedrahmati, Hanie ;
Zhou, Jianjun .
ELECTRONICS LETTERS, 2018, 54 (03) :128-130
[8]  
Hoi Lee, 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P220, DOI 10.1109/ISCAS.2001.921830
[9]   A 12-b, 30-MS/s, 2.95-mW Pipelined ADC Using Single-Stage Class-AB Amplifiers and Deterministic Background Calibration [J].
Kim, Justin Kyung-Ryun ;
Murmann, Boris .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) :2141-2151
[10]  
Kull L, 2017, ISSCC DIG TECH PAP I, P474, DOI 10.1109/ISSCC.2017.7870467