Efficient parallel finite field modular multiplier

被引：0
|
作者：
Li, H [1 ]
机构：
[1] Univ Lethbridge, Dept Math & Comp Sci, Lethbridge, AB T1K 3M4, Canada
来源：
ISPA 2003: PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, PTS 1 AND 2 | 2003年
关键词：
finite field arithmetic; reconfigurable computing; all one polynomial; redundant canonical basis; VLSI; embedded systems; encryption;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, a redundant canonical basis representation with the irreducible All One Polynomial (AOP) is defined. Based on the proposed redundant representation, the multiplication operation can be simplified. A fast bit-parallel multipliers is proposed that require (m+1)(2) 2-input AND gates and m(m+1) 2-input XOR gates. The time delay is T-AND + [log(2)(m + 1)]T-XOR. The proposed architectures are highly modular and well suited for high speed VLSI implementations.
引用
收藏
页码：434 / 437
页数：4
相关论文
共 50 条
  • [31] Efficient implementation of digit-serial Montgomery modular multiplier architecture
    Fatemi, Sahar
    Zare, Maryam
    Khavari, Amir Farzad
    Maymandi-Nejad, Mohammad
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (07) : 942 - 949
  • [32] Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic
    Namin, Parham Hosseinzadeh
    Roma, Crystal
    Muscedere, Roberto
    Ahmadi, Majid
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2542 - 2552
  • [33] High performance finite field multiplier for cryptographic applications
    Lutz, J
    Hasan, MA
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XIII, 2003, 5205 : 541 - 551
  • [34] Modular finite element parallel fluid applications simulator
    Wong, K.L.
    Baker, A.J.
    American Society of Mechanical Engineers, Fluids Engineering Division (Publication) FED, 1999, 250 : 251 - 256
  • [35] Low complexity bit-parallel multiplier for a class of finite fields
    Wu, Huapeng
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2565 - 2568
  • [36] A merged modular/non-modular multiplier
    Phillips, B
    SMART STRUCTURES, DEVICES, AND SYSTEMS II, PT 1 AND 2, 2005, 5649 : 118 - 125
  • [37] STEADY OPERATION OF PLANE-PARALLEL CHANNEL ELECTRON MULTIPLIER WITH PARALLEL ELECTRIC FIELD
    OBA, K
    MAEDA, H
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1970, 53 (06): : 92 - +
  • [38] An Energy Efficient Montgomery Modular Multiplier for Security Systems using Reversible Gates
    Kadar, M. Mohaideen Abdul
    Ananthalaksluni, A. V.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 71 - 74
  • [39] Modular Multiplier by Folding Barrett Modular Reduction
    Wu, Tao
    Li, Shu-Guo
    Liu, Li-Lian
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1590 - 1592
  • [40] Manipulated Lookup Table Method for Efficient High-Performance Modular Multiplier
    Opasatian, Anawin
    Ikeda, Makoto
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (01) : 114 - 127
12345