An analytical threshold voltage model for graded channel asymmetric gate stack (GCASYMGAS) surrounding gate MOSFET

被引:21
|
作者
Kaur, Harsupreet [1 ]
Kabra, Sneha [1 ]
Haldar, Subhasis [2 ]
Gupta, R. S. [1 ]
机构
[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, New Delhi 110021, India
[2] Motilal Nehru Coll, Dept Phys, New Delhi 110021, India
关键词
surrounding gate MOSFET; graded channel profile; asymmetric gate stack; short channel effects; hot carrier effects;
D O I
10.1016/j.sse.2007.09.006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new structural concept, graded channel asymmetric gate stack (GCASYMGAS) SGT has been proposed and a two-dimensional analytical model is developed to examine the impact of this structure in suppressing short channel effects and in enhancing the device performance. It is shown that incorporation of ASYMGAS and graded channel designs leads to improved short channel immunity and hot carrier reliability. It is also demonstrated that for GCASYMGAS the average electric field in the channel is enhanced which leads to an increase in the electron velocity thereby improving the carrier transport efficiency. Furthermore, the device characteristics have been studied over a wide range of parameters and bias conditions and it is found that GCASYMGAS offers superior characteristics as compared to UD and GC devices. The results so obtained have been compared with simulated data obtained from the device simulator ATLAS 3D and are found to be in good agreement. (c) 2007 Published by Elsevier Ltd.
引用
收藏
页码:305 / 311
页数:7
相关论文
共 50 条
  • [1] Asymmetric Gate Stack Surrounding gate Transistor (ASYMGAS SGT): 2-D Analytical Threshold Voltage Model
    Kaur, Harsupreet
    Kabra, Sneha
    Gupta, R. S.
    Haldar, Subhasis
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 731 - +
  • [2] Exploring the Threshold Voltage Characteristics and Short Channel Behavior of Gate Engineered Front Gate Stack MOSFET with Graded Channel
    Saheli Sarkhel
    Priyanka Saha
    Subir Kumar Sarkar
    Silicon, 2019, 11 : 1421 - 1428
  • [3] Exploring the Threshold Voltage Characteristics and Short Channel Behavior of Gate Engineered Front Gate Stack MOSFET with Graded Channel
    Sarkhel, Saheli
    Saha, Priyanka
    Sarkar, Subir Kumar
    SILICON, 2019, 11 (03) : 1421 - 1428
  • [4] An analytical drain current model for graded channel cylindrical/surrounding gate MOSFET
    Kaur, Harsupreet
    Kabra, Sneha
    Haldar, Subhasis
    Gupta, R. S.
    MICROELECTRONICS JOURNAL, 2007, 38 (03) : 352 - 359
  • [5] An analytical surrounding gate MOSFET model
    Jang, SL
    Liu, SS
    SOLID-STATE ELECTRONICS, 1998, 42 (05) : 721 - 726
  • [6] A simple model for threshold voltage of surrounding-gate MOSFET's
    Auth, CP
    Plummer, JD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (11) : 2381 - 2383
  • [7] An Analytical Model for Double Surrounding Gate MOSFET
    Bairagya, Sourav
    Chakraborty, Abhishek
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 721 - 725
  • [8] Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET
    Kranti, A
    Haldar, S
    Gupta, RS
    MICROELECTRONIC ENGINEERING, 2001, 56 (3-4) : 241 - 259
  • [9] Two-Dimensional Analytical Model for Deriving the Threshold Voltage of a Short Channel Fully Depleted Cylindrical/Surrounding Gate MOSFET
    Suh, Chung Ha
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (02) : 111 - 120
  • [10] Two-Dimensional Analytical Sub-Threshold Model of Double Gate Mosfet with Gate Stack
    Bansal, J.
    Sharma, N.
    Kumar, S. P.
    Chaujar, R.
    Gupta, M.
    Gupta, R. S.
    INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN MICROWAVE THEORY AND APPLICATIONS, PROCEEDINGS, 2008, : 847 - 849