Module generator of data recovery for serial link receiver

被引：0
|
作者：
Jou, SJ [1 ]
Lin, CH [1 ]
Chen, YH [1 ]
Li, ZH [1 ]
机构：
[1] Natl Cent Univ, Dept Elect Engn, Chungli 320, Taiwan
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A module generator for the all-digital data recovery of highspeed serial link using an oversampling method is proposed. The architecture of the proposed method is very regular and hence very suitable for standard cell implementation flow that makes it very suitable as a Soft Silicon Intellectual Property. This module generator can automatically generate the design parameters to deal with the oversampling architecture to meet different specifications. A design example generated by the module generator is implemented by using the TSMC 0.35 1P4M cell library. The maximum performance of the design (without extra pipelining stages) can reach 2.09 Gbps with power consumption of 112.2mW at 3.3V.
引用
收藏
页码：95 / 98
页数：4
相关论文
共 50 条
  • [1] Implementation of an oversampling data recovery receiver for serial link communications
    Lin, YH
    Tu, SHL
    SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 1, PROCEEDINGS, 2003, : 613 - 616
  • [2] A Multichannel Serial Link Receiver With Dual-Loop Clock-and-Data Recovery and Channel Equalization
    Kalantari, Nader
    Buckwalter, James F.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2920 - 2931
  • [3] A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery
    Liao, Chih-Fan
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2492 - 2502
  • [4] A novel receiver in high-speed serial data link
    Li, HL
    Mao, C
    Xiong, J
    Men, CY
    He, LN
    Yan, XL
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 623 - 626
  • [5] Clock and Data Recovery module in 90nm for 10Gbps Serial Link with-18dB channel attenuation
    Bindra, Harijot Singh
    Chatterjee, Shouri
    Saha, Kaushik
    Kukal, Taranjit
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2472 - 2475
  • [6] SIMPLE SERIAL DATA LINK
    GOTTSCHALK, B
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, 1983, 213 (2-3): : 547 - 549
  • [7] Validating the Performance of a 32nm CMOS High Speed Serial Link Receiver with Adaptive Equalization and Baud-Rate Clock Data Recovery
    Puligundla, Sudeep
    Spagna, Fulvio
    Chen, Lidong
    Tran, Amanda
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [8] A 10-Gb/s CMOS serial-link receiver using eye-opening monitoring for adaptive equalization and for clock and data recovery
    Suttorp, Thomas
    Langmann, Ulrich
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 277 - 280
  • [9] Power Optimized ADC-Based Serial Link Receiver
    Chen, E-Hung
    Yousry, Ramy
    Yang, Chih-Kong Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) : 938 - 951
  • [10] An Optical Link between an AC LED and an IR Receiver Module
    Liu, Tang-Jen
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
12345