An efficient GPU-based parallel tabu search algorithm for hardware/software co-design

被引:69
作者
Hou, Neng [1 ,2 ]
He, Fazhi [1 ]
Zhou, Yi [3 ]
Chen, Yilin [1 ]
机构
[1] Wuhan Univ, Sch Comp Sci, Wuhan 430072, Peoples R China
[2] Yangtze Univ, Sch Comp Sci, Jingzhou 434023, Peoples R China
[3] Wuhan Univ Sci & Technol, Sch Informat Sci & Engn, Wuhan 430081, Peoples R China
基金
中国国家自然科学基金;
关键词
hardware; software co-design; software partitioning; graphics processing unit; GPU-based parallel tabu search; single kernel implementation; kernel fusion strategy; optimized transfer strategy; HARDWARE-SOFTWARE COSYNTHESIS; GENETIC ALGORITHM; SELECTIVE UNDO; OPTIMIZATION;
D O I
10.1007/s11704-019-8184-3
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware/software partitioning is an essential step in hardware/software co-design. For large size problems, it is difficult to consider both solution quality and time. This paper presents an efficient GPU-based parallel tabu search algorithm (GPTS) for HW/SW partitioning. A single GPU kernel of compacting neighborhood is proposed to reduce the amount of GPU global memory accesses theoretically. A kernel fusion strategy is further proposed to reduce the amount of GPU global memory accesses of GPTS. To further minimize the transfer overhead of GPTS between CPU and GPU, an optimized transfer strategy for GPU-based tabu evaluation is proposed, which considers that all the candidates do not satisfy the given constraint. Experiments show that GPTS outperforms state-of-the-art work of tabu search and is competitive with other methods for HW/SW partitioning. The proposed parallelization is significant when considering the ordinary GPU platform.
引用
收藏
页数:18
相关论文
共 63 条
  • [1] An integrated high-level hardware/software partitioning methodology
    Abdelhalim, M. B.
    Habib, S. E-D.
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2011, 15 (01) : 19 - 50
  • [2] Algorithmic aspects of hardware/software partitioning
    Arató, P
    Mann, ZA
    Orbán, A
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 136 - 156
  • [3] Arató P, 2003, I S INTELL SIG PR, P197
  • [4] Billeter M., 2009, Proceedings of the Conference on High Performance Graphics 2009, HPG '09, P159, DOI [10. 1145/1572769. 157279, DOI 10.1145/1572769.1572795]
  • [5] Solving the Resource Constrained Project Scheduling Problem using the parallel Tabu Search designed for the CUDA platform
    Bukata, Libor
    Sucha, Premysl
    Hanzalek, Zdenek
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2015, 77 : 58 - 68
  • [6] A matting method based on full feature coverage
    Chen, Xiao
    He, Fazhi
    Yu, Haiping
    [J]. MULTIMEDIA TOOLS AND APPLICATIONS, 2019, 78 (09) : 11173 - 11201
  • [7] [陈志 Chen Zhi], 2013, [计算机学报, Chinese Journal of Computers], V36, P2033
  • [8] Special issue on hardware/software co-design
    DeMicheli, G
    [J]. PROCEEDINGS OF THE IEEE, 1997, 85 (03) : 347 - 348
  • [9] Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
  • [10] MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems
    Dick, RP
    Jha, NK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) : 920 - 935