Design and implementation of a micro-power CMOS voltage reference circuit based on thermal compensation of Vgs

被引:8
作者
Chouhan, Shailesh Singh [1 ]
Halonen, Kari [1 ]
机构
[1] Aalto Univ, Dept Micro & Nano Sci, Espoo, Finland
关键词
MOS voltage reference; Line regulation; Vgs thermal compensation; Power-supply rejection ratio; Temperature coefficient; PPM/DEGREES-C; DIFFERENCE;
D O I
10.1016/j.mejo.2014.09.015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work a simple all MOS voltage reference circuit has been proposed. To obtain reference output voltage, the thermal compensation has been generated by using a series composite NMOSTs. The voltage reference circuit has been fabricated in a standard 0.18 mu m CMOS technology. The proposed circuit is capable of working for the supply voltage ranging from 1.25 V to 2 V. The maximum power dissipation of the proposed circuit is 0.48 mu W at the supply voltage of 2 V. The measurement has been performed over a set of 10 samples. It resulted in the mean temperature coefficient (TC) of 19.302 ppm/degrees C for the temperature range of -40 degrees C to 85 degrees C. The measured mean line sensitivity is 2217 mV/V for the supply voltage ranging from 125 V to 2 Vat the room temperature. The measured mean power supply rejection ratio at 10 Hz and 1 MHz is -55.31 dB and -16.67 dB respectively for the supply voltage of 1.8 V. Moreover, the measured mean noise density without any filtering capacitor at 100 Hz and 100 kHz are 12.39 mu V/root Hz and 0.39 mu V/root Hz respectively. Due to its simple circuit implementation, the active area of the circuit is 0.0077 mm(2). (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:36 / 42
页数:7
相关论文
共 28 条
[21]  
RICH A, VOLTAGE REFERENCE AP
[22]   A TEMPERATURE-STABILIZED SOI VOLTAGE REFERENCE BASED ON THRESHOLD VOLTAGE DIFFERENCE BETWEEN ENHANCEMENT AND DEPLETION NMOSFETS [J].
SONG, HJ ;
KIM, CK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (06) :671-677
[23]   A 1-μW 600-ppm/°C Current Reference Circuit Consisting of Subthreshold CMOS Circuits [J].
Ueno, Ken ;
Hirose, Tetsuya ;
Asai, Tetsuya ;
Amemiya, Yoshihito .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (09) :681-685
[24]   NEW DEVELOPMENTS IN IC-VOLTAGE REGULATORS [J].
WIDLAR, RJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1971, SC 6 (01) :2-&
[25]  
Ying Song, 2006, 8 INT C SOL STAT INT, P1754
[26]  
Zhou H, 2006, INT C COMMUN CIRCUIT, P2189
[27]   A Resistorless CMOS Voltage Reference Based on Mutual Compensation of VT and VTH [J].
Zhou, Ze-kun ;
Zhu, Pei-sheng ;
Shi, Yue ;
Qu, Xi ;
Wang, Hui-ying ;
Zhang, Xiao-min ;
Qiu, Shi ;
Li, Nie ;
Gou, Chao ;
Wang, Zhuo ;
Zhang, Bo .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (09) :582-586
[28]   A 3.2 ppm/°C curvature-compensated bandgap reference with wide supply voltage range [J].
Zhou, Ze-Kun ;
Ou, Xue-Chun ;
Shi, Yue ;
Zhu, Pei-Sheng ;
Ma, Ying-Qian ;
Qiu, Shi ;
Ming, Xin ;
Zhang, Bo .
MICROELECTRONICS JOURNAL, 2012, 43 (11) :863-868