A Fine-Resolution Time-to-Digital Converter for a 5GS/s ADC

被引：0
|
作者：
Townsend, Kenneth A. [1 ]
Macpherson, Andrew R. [1 ]
Haslett, James W. [1 ]
机构：
[1] Univ Calgary, Schulich Sch Engn, TRLabs, Calgary, AB, Canada
来源：
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents the architecture of a high-speed time-based Analog-to-Digital Converter (ADC) based on voltage-to-time and time-to-digital conversion. A tunable Time-to-Digital Converter (TDC) that is robust against process variation and suitable for embedding within a 3-bit ADC is discussed and its performance evaluated. Simulation shows that when the TDC is designed in a 90nm CMOS process it is capable of a DNL and INL less than +/-0.040LSB and +/-0.015LSB, respectively, for 9mW of power consumption at 5GS/s with a 6.25ps resolution.
引用
收藏
页码：3024 / 3027
页数：4
相关论文
共 50 条
  • [21] The Design of a 0.15 ps High Resolution Time-to-Digital Converter
    Lee, Jongsuk
    Moon, Yong
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (03) : 334 - 341
  • [22] FPGA implementation of a high-resolution time-to-digital converter
    Aloisio, Alberto
    Branchini, Paolo
    Cicalese, Roberta
    Giordano, Raffaele
    Izzo, Vincenzo
    Loffredo, Salvatore
    2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 504 - 507
  • [23] High resolution heterodyne interferometer based on time-to-digital converter
    Wang Fei
    Long Zhangcai
    Zhang Bin
    Zhao Meirong
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2012, 83 (04):
  • [24] Algorithmic Time-to-Digital Converter
    Keranen, Pekka
    Kostamovaara, Juha
    2013 NORCHIP, 2013,
  • [25] Fine resolution delay tuning method to improve the linearity of an unbalanced time-to-digital converter on a Xilinx FPGA
    Berrima, Safa
    Blaquiere, Yves
    Savaria, Yvon
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (08) : 1243 - 1252
  • [26] Fine resolution delay tuning method to improve the linearity of an unbalanced time-to-digital converter on a Xilinx FPGA
    Berrima, Safa
    Blaquière, Yves
    Savaria, Yvon
    Berrima, Safa (Safa.Berrima@polymtl.ca), 1600, Institution of Engineering and Technology (14): : 1243 - 1252
  • [27] A MULTIRANGE TIME-TO-DIGITAL CONVERTER
    ZINOV, VG
    MARIN, NA
    SELIKOV, AV
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1993, 36 (06) : 891 - 893
  • [28] A Fast-Locking Digital DLL with a High Resolution Time-to-Digital Converter
    Zhang, Dandan
    Yang, Hai-gang
    Chen, Zhujia
    Li, Wei
    Huang, Zhihong
    Gao, Lijiang
    Zhu, Wenrui
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [29] A 14-bit 2.5GS/s and 5GS/s RF Sampling ADC with Background Calibration and Dither
    Ali, Ahmed M. A.
    Dinc, Huseyin
    Bhoraskar, Paritosh
    Puckett, Scott
    Morgan, Andy
    Zhu, Ning
    Yu, Qicheng
    Dillon, Chris
    Gray, Bryce
    Lanford, Jon
    McShea, Matt
    Mehta, Ushma
    Bardsley, Scott
    Derounian, Peter
    Bunch, Ryan
    Moore, Ralph
    Taylor, Gerry
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [30] Time-To-Digital Converter with adjustable resolution using a digital Vernier Ring Oscillator
    Annagrebah, A.
    Bechetoille, E.
    Chanal, H.
    Mathez, H.
    Laktineh, I.
    2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
12345