Plasma ash processing solutions for advanced interconnect technology

被引:8
|
作者
Fuller, N. C. M. [1 ]
Worsley, M. A. [2 ]
Tai, L. [3 ]
Bent, S. [4 ]
Labelle, C. [5 ]
Arnold, J. [6 ]
Dalton, T. [1 ]
机构
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Stanford Univ, Stanford, CA 94305 USA
[3] IBM Corp, Syst & Technol Grp, Hopewell Jct, NY 12533 USA
[4] Stanford Univ, Dept Chem Engn, Stanford, CA 94305 USA
[5] Adv Micro Devices Inc, Hopewell Jct, NY 12533 USA
[6] IBM Res Div, Semicond Res & Dev Ctr, Albany, NY 12222 USA
关键词
plasma modification; ion current; porous SiCOH dielectrics; downstream plasmas;
D O I
10.1016/j.tsf.2007.08.071
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A mechanism for the modification of porous ultra low-k (ULK) and extreme ultra low-k (EULK) SiCOH-based materials is proposed. This is achieved by correlating film damage on a patterned structure measured by angular resolved x-ray photoelectron spectroscopy (ARXPS) with corresponding changes in reactive species radical density and ion current in the plasma measured by optical emission spectroscopy (OES), rare gas actinometry, and modeling. Line-to-line electrical leakage and capacitance data of nested line structures exposed to downstream ash plasmas suggest that other etching steps during back-end-of-the-line (BEOL) dual damascene processing are also critical for the overall modification induced to these materials. (C) 2007 Elsevier B.V. All rights reserved.
引用
收藏
页码:3558 / 3563
页数:6
相关论文
共 50 条
  • [1] Modeling Interconnect Variability at Advanced Technology Nodes and Potential Solutions
    Prasad, Divya
    Pan, Chenyun
    Naeemi, Azad
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 1246 - 1253
  • [2] Advanced interconnect technology
    Meindl, JD
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 3 - 3
  • [3] Process technology - Advanced interconnect technology
    Luce, S.
    Barth, H.-J.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [4] Advanced interconnect systems for ULSI technology
    Zhao, Bin
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 43 - 46
  • [5] Copper electroplating for advanced interconnect technology
    Mikkola, RD
    Jiang, QT
    Carpenter, B
    PLATING AND SURFACE FINISHING, 2000, 87 (03): : 81 - 85
  • [6] Advanced interconnect systems for ULSI technology
    Zhao, B
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 43 - 46
  • [7] Advanced Vertical Interconnect Technology with High Density Interconnect and Conductive Paste
    Tsunoda, Tsuyoshi
    Kasai, Ryouhei
    Yuki, Shozo
    Ota, Naoki
    Sawada, Keisuke
    Yamamoto, Yuichi
    Fukuoka, Yoshitaka
    Sagara, Shuji
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 50 - 54
  • [8] Advanced process technology interconnect integration challenges
    Armacost, M
    SOLID STATE TECHNOLOGY, 2005, 48 (04) : 28 - +
  • [9] Interconnect solutions for advanced area array packaging
    Hendriksen, M.W.
    Frimpong, F.K.
    Ekere, N.N.
    Microelectronics International, 1999, 16 (02): : 49 - 54
  • [10] Advanced CVD barrier technology for copper interconnect
    Jain, A
    Adetutu, O
    Ekstrom, B
    Hamilton, G
    Herrick, M
    Venkatraman, R
    Weitzman, E
    ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 269 - 280