Accelerating Sub-Block Erase in 3D NAND Flash Memory

3D flash memory removes scaling limitations of planar flash memory, yet it is still plagued by the tedious GC process due to the "big block problem". In this paper, we propose SpeedupGC, a framework that incorporates the characteristics of data updates into existing sub -block erase designs. The main idea of SpeedupGC is to guide the hotly-updated data to the blocks that are about to be erased, so as to speculatively produce more invalid pages and suppress the relocation overhead. We conduct extensive trace-driven experiments, showing that SpeedupGC can averagely reduce 64.7% of the GC latency, 21.8% of the read latency, 17.7% of the write latency, and 11.5% of the write amplification when compared to state-of-the-art designs.