Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack

被引:1
|
作者
Mahto, Chetlal [1 ]
Sharma, Prithvi Raj [1 ]
Nishad, Siddharth Kumar [1 ]
Kumar, Shubham [1 ]
Singh, Navaneet Kumar [1 ]
Singh, Shradhya [2 ]
Kar, Rajib [3 ]
Mandal, Durbadal [3 ]
机构
[1] VBU, UCET, Hazaribagh, India
[2] Lok Nayak Jai Prakash Inst Technol, Chapra, Bihar, India
[3] NIT Durgapur, Durgapur, WB, India
来源
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING | 2021年 / 127卷 / 12期
关键词
Charge plasma; Gate stacking; SiGe; Nanowire; Tunnel FET; Temperature analysis; Mole fraction; PERFORMANCE; ANALOG;
D O I
10.1007/s00339-021-05100-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, conventional charge-plasma nanowire tunnel field-effect transistor (CP-NWTFET) has been applied by gate stacking and SiGe sourced to design the proposed Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack (SiGe-GS-CP-NWTFET) to enhance electrical characteristics. Comparison of drain current (I-d), transconductance (g(m)), second-order transconductance (g(m2)), third-order transconductance (g(m3)), and transconductance generation factor are analysed between conventional CP-NWTFET and SiGe-GS-CP-NWTFET. The results demonstrate that the proposed SiGe-GS-CP-NWTFET device possesses a larger drive current, transconductance, and transconductance factor those of the conventional device. Further, the impact of temperature on various parameters such as subthreshold slope (SS), threshold voltage (V-th), I-on, I-off, and I-on/I-off ratio is analysed for the proposed SiGe-GS-CP-NWTFET device. With an increase in temperature, both ON-current and OFF-current upsurge which results in a decrease in the current ratio. A lower subthreshold slope is observed for lower temperature, whereas a lower threshold voltage is observed for higher temperature. The parameters, like the electric field, potential, and energy band diagram which help in understanding the physics of the device, are also analysed for various temperatures. The impact of mole fraction(x) of Ge in SiGe on SS, V-th, I-on, I-off, and I-on/I-off ratio is also analysed for the proposed device. I-on, I-off increase with mole fraction, whereas V-th decreases with temperature. The current ratio and SS are found to be better for the mole fraction of x = 0.45. The improved performance compared to the conventional CP-NWTFET is attributed to the superiority of the proposed SiGe-GS-CP-NWTFET device.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Temperature impact on device characteristics of charge plasma based tunnel FET with Si0.5Ge0.5 source
    Mishra, Varun
    Verma, Yogesh Kumar
    Agarwal, Lucky
    Gupta, Santosh Kumar
    ENGINEERING RESEARCH EXPRESS, 2021, 3 (04):
  • [32] Highly Sensitive and Selective Sodium Ion Sensor Based on Silicon Nanowire Dual Gate Field-Effect Transistor
    Cho, Seong-Kun
    Cho, Won-Ju
    SENSORS, 2021, 21 (12)
  • [33] Temperature sensitivity of GaSb/Si/SiGe heterojunction vertical nanowire junctionless field-effect transistor for logic circuit applications
    Thakur, Anchal
    Pedapudi, Michael Cholines
    Shrivastva, Nishant
    Mani, Prashant
    Wadhwa, Girish
    MICRO AND NANOSTRUCTURES, 2025, 199
  • [34] Investigation of Common Source Amplifier Circuit using Gate Stack-Based GAA Dopingless Nanowire Field Effect Transistor
    Solay, Leo Raj
    Kumar, Pradeep
    Amin, S. Intekhab
    Anand, Sunny
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (08)
  • [35] A Novel Dielectric Modulated Gate-Stack Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistor-Based Sensor for Detecting Biomolecules
    Chowdhury, Dibyendu
    De, Bishnu Prasad
    Appasani, Bhargav
    Singh, Navaneet Kumar
    Kar, Rajib
    Mandal, Durbadal
    Bizon, Nicu
    Thounthong, Phatiphat
    SENSORS, 2023, 23 (06)
  • [36] Design and performance analysis of gate-all-around negative capacitance dopingless nanowire tunnel field effect transistor
    Solay, Leo Raj
    Kumar, Naveen
    Amin, S. Intekhab
    Kumar, Pradeep
    Anand, Sunny
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (11)
  • [37] Performance Analysis of Charge Plasma Based Five Layered Black Phosphorus-Silicon Heterostructure Tunnel Field Effect Transistor
    Kumar, Prateek
    Gupta, Maneesha
    Singh, Kunwar
    SILICON, 2020, 12 (12) : 2809 - 2817
  • [38] Cycle of charge carrier states with formation and extinction of a floating gate in an ambipolar tetracyanoquaterthienoquinoid-based field-effect transistor
    Itoh, Takuro
    Toyota, Taro
    Higuchi, Hiroyuki
    Matsushita, Michio M.
    Suzuki, Kentaro
    Sugawara, Tadashi
    CHEMICAL PHYSICS LETTERS, 2017, 671 : 71 - 77
  • [39] Performance Analysis of Charge Plasma Based Five Layered Black Phosphorus-Silicon Heterostructure Tunnel Field Effect Transistor
    Prateek Kumar
    Maneesha Gupta
    Kunwar Singh
    Silicon, 2020, 12 : 2809 - 2817
  • [40] Temperature based performance analysis of doping-less Tunnel Field Effect Transistor
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Agrawal, Rahul
    Prajapati, Gaurav
    Tirkey, Sukeshni
    Raad, Bhagwan Ram
    Bajaj, Varun
    2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,