Ocelot: A Dynamic Optimization Framework for Bulk-Synchronous Applications in Heterogeneous Systems

被引:91
作者
Diamos, Gregory [1 ]
Kerr, Andrew [1 ]
Yalamanchili, Sudhakar [1 ]
Clark, Nathan
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES | 2010年
基金
美国国家科学基金会;
关键词
D O I
10.1145/1854273.1854318
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ocelot is a dynamic compilation framework designed to map the explicitly data parallel execution model used by NVIDIA CUDA applications onto diverse multithreaded platforms. Ocelot includes a dynamic binary translator from Parallel Thread eXecution ISA (PTX) to many-core processors that leverages the Low Level Virtual Machine (LLVM) code generator to target x86 and other ISAs. The dynamic compiler is able to execute existing CUDA binaries without recompilation from source and supports switching between execution on an NVIDIA GPU and a many-core CPU at runtime. It has been validated against over 130 applications taken from the CUDA SDK, the UIUC Parboil benchmarks [1], the Virginia Rodinia benchmarks [2], the GPU-VSIPL signal and image processing library [3], the Thrust library [4], and several domain specific applications. This paper presents a high level overview of the implementation of the Ocelot dynamic compiler highlighting design decisions and trade-offs, and showcasing their effect on application performance. Several novel code transformations are explored that are applicable only when compiling explicitly parallel applications and traditional dynamic compiler optimizations are revisited for this new class of applications. This study is expected to inform the design of compilation tools for explicitly parallel programming models (such as OpenCL) as well as future CPU and CPU architectures.
引用
收藏
页码:353 / 364
页数:12
相关论文
共 29 条
[1]   The Jikes research virtual machine project: Building an open-source research community [J].
Alpern, B ;
Augart, S ;
Blackburn, SM ;
Butrico, M ;
Cocchi, A ;
Cheng, P ;
Dolby, J ;
Fink, S ;
Grove, D ;
Hind, M ;
McKinley, KS ;
Mergen, M ;
Moss, JEB ;
Ngo, T ;
Sarkar, V ;
Trapp, M .
IBM SYSTEMS JOURNAL, 2005, 44 (02) :399-417
[2]  
*AMD, 2009, R600 R700 EV ASS LAN
[3]  
[Anonymous], NVID NEXT GEN CUD CO
[4]  
[Anonymous], 2009, IEEE INT S WORKL CHA
[5]  
[Anonymous], 2009, HAL00359342
[6]  
[Anonymous], 2009, IEEE INT S PERF AN S
[7]  
Bala V., 2000, PLDI 00
[8]  
Chernoff A., 1997, NT 97
[9]  
Dehnert JC, 2003, INT SYM CODE GENER, P15
[10]  
DIAMOS G, 2009, GITCERCS0901