Wave-pipelining: A tutorial and research survey

被引:138
作者
Burleson, WP [1 ]
Ciesielski, M
Klass, F
Liu, WT
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
[2] Sun Microsyst Inc, Sunnyvale, CA 90095 USA
[3] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27607 USA
基金
美国国家科学基金会;
关键词
performance optimization; VLSI circuits; wave-pipelining;
D O I
10.1109/92.711317
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Wave-pipelining is a method of high-performance circuit design which implements pipelining in logic without the use of intermediate latches or registers. The combination of high-performance integrated circuit (IC) technologies, pipelined architectures, and sophisticated computer-aided design (CAD) tools has converted wave-pipelining from a theoretical oddity into a realistic, although challenging, VLSI design method. This paper presents a tutorial of the principles of wave-pipelining and a survey of wave-pipelined VLSI chips and CAD tools for the synthesis and analysis of wave-pipelined circuits.
引用
收藏
页码:464 / 474
页数:11
相关论文
共 44 条
  • [1] ANDERSON SF, 1967, IBM J RES DEV JAN
  • [2] BANNON P, 1994, EE TIMES, P68
  • [3] BURLESON W, 1994, VLSI SIGNAL PROCESSI
  • [4] A 2-NS CYCLE, 3.8-NS ACCESS 512-KB CMOS ECL SRAM WITH A FULLY PIPELINED ARCHITECTURE
    CHAPPELL, TI
    CHAPPELL, BA
    SCHUSTER, SE
    ALLAN, JW
    KLEPNER, SP
    JOSHI, RV
    FRANCH, RL
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1577 - 1585
  • [5] COOPERMAN M, 1993, IEEE J SOLID STA JUN
  • [6] COTTEN L, 1969, P0 AFIPS SPRING JOIN
  • [7] CAZM - A CIRCUIT ANALYZER WITH MACROMODELING
    COUGHRAN, WM
    GROSSE, E
    ROSE, DJ
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (09) : 1207 - 1213
  • [8] EKROOT B, 1987, THESIS STANFORD U ST
  • [9] FISHBURN J, 1990, IEEE T COMPUT
  • [10] Ghosh D., 1995, IEEE T VLSI SYST, V3, P37