共 50 条
- [3] Multi-bit Flip-flop Generation Considering Multi-corner Multi-mode Timing Constraint 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 782 - 785
- [4] LP-Based Multi-Mode Multi-Corner Clock Skew Optimization 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 335 - 338
- [5] Useful Clock Skew Optimization under A Multi-corner Multi-mode Design Framework PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 62 - 68
- [6] Utilization of Relieved Corners from Multi-corner Libraries in Deterministic Static Timing Analysis 2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
- [7] A Semi-Formal Min-Cost Buffer Insertion Technique Considering Multi-Mode Multi-Corner Timing Constraints 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 505 - 510
- [9] A Global-Local Optimization Framework for Simultaneous Multi-Mode Multi-Corner Clock Skew Variation Reduction 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
- [10] K-Critical Path Search Based Multi corner Multi mode Static Timing Analysis 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 212 - 213