A Unified Multi-Corner Multi-Mode Static Timing Analysis Engine

被引:0
|
作者
Nian, Jing-Jia [1 ]
Tsai, Shih-Heng [1 ]
Huang, Chung-Yang [1 ]
机构
[1] Natl Taiwan Univ, GIEE, Taipei, Taiwan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we proposed a unified Multi-Corner Multi-Mode (MCMM) static timing analysis (STA) engine that can efficiently compute the worst-case delay of the process corners in various very large scaled circuits. Our key contributions include: (1) a seamless integration of the path- and parameter-based branch-and-bound algorithms so that the engine is very robust for different kinds of circuits, (2) an improved search space pruning technique, (3) a simple yet efficient critical path delay bound for the initial search space pruning. Our experimental results show that our engine can significantly outperform the prior MCMM STA approaches in various benchmark circuits with different number of process parameters.
引用
收藏
页码:655 / 660
页数:6
相关论文
共 50 条
  • [1] Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure
    Roy, Subhendu
    Mattheakis, Pavlos M.
    Masse-Navette, Laurent
    Pan, David Z.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (04) : 589 - 602
  • [2] Extracting the K-most Critical Paths in Multi-corner Multi-mode for Fast Static Timing Analysis
    Oh, Deok-Keun
    Jin, Myeoung-Woo
    Kim, Ju-Ho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (06) : 771 - 780
  • [3] Multi-bit Flip-flop Generation Considering Multi-corner Multi-mode Timing Constraint
    Lee, Taehee
    Yi, JongWon
    Yang, Joon-Sung
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 782 - 785
  • [4] LP-Based Multi-Mode Multi-Corner Clock Skew Optimization
    Lung, Chiao-Ling
    Hsiao, Hai-Chi
    Zeng, Zi-Yi
    Chang, Shih-Chieh
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 335 - 338
  • [5] Useful Clock Skew Optimization under A Multi-corner Multi-mode Design Framework
    Shen, Weixiang
    Cai, Yici
    Chen, Wei
    Lu, Yongqiang
    Zhou, Qiang
    Hu, Jiang
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 62 - 68
  • [6] Utilization of Relieved Corners from Multi-corner Libraries in Deterministic Static Timing Analysis
    Kwon, Hyun-Jeong
    Kim, Young Hwan
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [7] A Semi-Formal Min-Cost Buffer Insertion Technique Considering Multi-Mode Multi-Corner Timing Constraints
    Tsai, Shih-Heng
    Li, Man-Yu
    Huang, Chung-Yang
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 505 - 510
  • [8] Multi-corner plating
    不详
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1941, 12 (08): : 419 - 419
  • [9] A Global-Local Optimization Framework for Simultaneous Multi-Mode Multi-Corner Clock Skew Variation Reduction
    Han, Kwangsoo
    Kahng, Andrew B.
    Lee, Jongpil
    Li, Jiajia
    Nath, Siddhartha
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [10] K-Critical Path Search Based Multi corner Multi mode Static Timing Analysis
    Oh, Deokkeun
    Park, Eunsuk
    Jin, Myeoungwoo
    Kim, Juho
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 212 - 213