A Low Complexity Reconfigurable Non-uniform Filter Bank for Channelization in Multi-standard Wireless Communication Receivers

被引:19
|
作者
Darak, Sumit Jagdish [1 ]
Vinod, Achutavarrier Prasad [1 ]
Lai, Edmund M. -K. [2 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
[2] Massey Univ, Sch Engn & Adv Technol, Albany, New Zealand
关键词
Multi-standard wireless communication receivers; Channelization; Coefficient decimation; Reconfigurability; EFFICIENT;
D O I
10.1007/s11265-011-0579-9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In a typical multi-standard wireless communication receiver, the channelizer must have the capability of extracting multiple channels (frequency bands) of distinct bandwidths corresponding to different communication standards. The channelizer operates at the highest sampling rate in the digital front end of receiver and hence power efficient low complex architecture is required for cost-effective implementation of channelizer. Reconfigurability is another key requirement in the channelizer to support different communication standards. In this paper, we propose a low complexity reconfigurable filter bank (FB) channelizer based on coefficient decimation, interpolation and frequency masking techniques. The proposed FB architecture is capable of extracting channels of distinct (non-uniform) bandwidths from the wideband input signal. Design example shows that the proposed FB offers multiplier complexity reduction of 83% over Per-Channel (PC) approach and 60% over Modulated Perfect Reconstruction FB. The proposed FB when designed as a uniform FB (subbands of equal bandwidths), offers a complexity reduction of 20% over Discrete Fourier Transform FB (DFTFB) and 57% over Goertzel Filter Bank. Furthermore, the proposed FB has an added advantage of dynamic reconfigurability over these FBs. The proposed FB is implemented on Xilinx Virtex 2v3000ff1152-4 FPGA with 16 bit precision. The PC approach and DFTFB are also implemented on the same FPGA with 14 bit precision. The implementation results shows an average slice reduction of 29.14% and power reduction of 46.84% over PC approach, 14.39% and 2.67% over DFTFB.
引用
收藏
页码:95 / 111
页数:17
相关论文
共 50 条
  • [1] A Low Complexity Reconfigurable Non-uniform Filter Bank for Channelization in Multi-standard Wireless Communication Receivers
    Sumit Jagdish Darak
    Achutavarrier Prasad Vinod
    Edmund M.-K. Lai
    Journal of Signal Processing Systems, 2012, 68 : 95 - 111
  • [2] Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers
    Darak, Sumit J.
    Gopi, Smitha Kavallur Pisharath
    Prasad, Vinod Achutavarrier
    Lai, Edmund
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (05) : 1202 - 1206
  • [3] A Tree-Structured Non-Uniform Filter Bank for Multi-Standard Wireless Receivers
    Mahesh, R.
    Vinod, A. P.
    Tan, B. Y.
    K-Lai, Edmund M.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 213 - +
  • [4] FPGA Implementation of High Speed Reconfigurable Filter Bank for Multi-standard Wireless Communication Receivers
    Garg, Sasha
    Darak, S. J.
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [5] A Low-Complexity Uniform and Non-uniform Digital Filter Bank Based on an Improved Coefficient Decimation Method for Multi-standard Communication Channelizers
    Abhishek Ambede
    K. G. Smitha
    A. P. Vinod
    Circuits, Systems, and Signal Processing, 2013, 32 : 2543 - 2557
  • [6] A Low-Complexity Uniform and Non-uniform Digital Filter Bank Based on an Improved Coefficient Decimation Method for Multi-standard Communication Channelizers
    Ambede, Abhishek
    Smitha, K. G.
    Vinod, A. P.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (06) : 2543 - 2557
  • [7] Low complexity decimation filter for multi-standard digital receivers
    Tepanecatl-Xihuitl, JL
    Kumar, A
    Bayoumi, MA
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 552 - 555
  • [8] An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers
    Mahesh, R.
    Vinod, A. P.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 413 - 428
  • [9] Design of Reconfigurable Filter Bank Architecture Using Improved Coefficient Decimation-Interpolation-Masking Technique for Multi-Standard Wireless Communication Receivers
    Dhabu, Sumedh
    Smitha, K. G.
    Vinod, A. P.
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (03) : 417 - 428
  • [10] An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers
    R. Mahesh
    A. P. Vinod
    Journal of Signal Processing Systems, 2011, 64 : 413 - 428