Programmable floating gate FPAA switches are not dead weight

被引：28

作者：

Twigg, Christopher M. ^{[1
]}

Gray, Jordan D. ^{[1
]}

Hasler, Paul E. ^{[1
]}

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11 | 2007年

关键词：

D O I：

10.1109/ISCAS.2007.378248

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In most reconfigurable systems, such as FPAAs and FPGAs, the switch element and its associated memory cell is a necessary overhead for performing computation with the active components. However, floating gate based switches in large-scale FPAAs can be programmed anywhere between simple "off" and "on" connections, which allows these programmable conductances to be used as computational elements within synthesized circuits. This decreases the notion of switches as computational dead weight and increases the potential computational area efficiency within FPAAs.

引用

页码：169 / 172

页数：4

共 6 条

[1] Programming analog computational memory elements to 0.2% accuracy over 3.5 - Decades using a predictive method [J].

Bandyopadhyay, A ;

Serrano, GJ ;

Hasler, P .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :2148-2151

[2]

Becker J, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, P1092

[3] Large-scale field-programmable analog arrays for analog signal processing [J].

Hall, TS ;

Twigg, CM ;

Gray, JD ;

Hasler, P ;

Anderson, DV .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) :2298-2307

[4] ARCHITECTURE OF FIELD-PROGRAMMABLE GATE ARRAYS - THE EFFECT OF LOGIC BLOCK FUNCTIONALITY ON AREA EFFICIENCY [J].

ROSE, J ;

FRANCIS, RJ ;

LEWIS, D ;

CHOW, P .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) :1217-1225

[5]

SCHMIT H, 2002, ACM SIGDA INT S FIEL, P11

[6] A large-scale Reconfigurable Analog Signal Processor (RASP) IC [J].

Twigg, Christopher M. ;

Hasler, Paul .

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, :5-8

← 1 →