共 17 条
[1]
Modeling and Circuit Design of Associative Memories With Spin-Orbit Torque FETs
[J].
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS,
2019, 5 (02)
:197-205
[2]
[Anonymous], 2017, CADENCE VIRTUOSO SPE
[3]
Behin-Aein B, 2010, NAT NANOTECHNOL, V5, P266, DOI [10.1038/nnano.2010.31, 10.1038/NNANO.2010.31]
[4]
Inversion Charge Boost and Transient Steep-Slope Induced by Free-Charge-Polarization Mismatch in a Ferroelectric-Metal-Oxide-Semiconductor Capacitor
[J].
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS,
2018, 4
:44-49
[5]
Gelsinger P. P., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P22, DOI 10.1109/ISSCC.2001.912412
[6]
Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
[8]
Performance Characterization and Majority Gate Design for MESO-Based Circuits
[J].
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS,
2018, 4 (02)
:51-59
[9]
Synchronous Circuit Design With Beyond-CMOS Magnetoelectric Spin-Orbit Devices Toward 100-mV Logic
[J].
IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS,
2019, 5 (01)
:1-9