A Physical Unclonable Function With Bit Error Rate < 2.3 $\times$ 10-8 Based on Contact Formation Probability Without Error Correction Code

被引:29
作者
Jeon, Duhyun [1 ]
Baek, Jong Hak [1 ]
Kim, Yong-Duck [1 ]
Lee, Jaeseong [1 ]
Kim, Dong Kyue [1 ]
Choi, Byong-Deok [1 ]
机构
[1] Hanyang Univ, Dept Elect Engn, Seoul 04763, South Korea
关键词
Bit error rate (BER); contact; error correction code (ECC); physical unclonable function (PUF); reliability; AUTHENTICATION; CIRCUIT; BER;
D O I
10.1109/JSSC.2019.2951415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article proposes a physical unclonable function (PUF) based on the contact formation probability. The contact here is the interconnect layer between the metal and the silicon in a chip. As the contact is designed smaller than the size given in the design rule, the contact formation becomes stochastic in a certain range of contact hole sizes and can be a random source for the PUF. Consequently, once the contact state is determined to be either open or short, its connectivity does not change over time under noisy environmental conditions, such as temperature, supply voltage, humidity variations, and so on. The reliability of the proposed contact PUF is verified through seven reliability tests defined by the Joint Electron Device Engineering Council (JEDEC) standards. No bit errors occur in any of the 366 chips tested. The bitcell is designed using a digital standard cell structure and scattered throughout the chip embedded in other logic gates. This makes it difficult to find the bitcell position. The proposed contact PUF is fabricated using 0.13- $\mu \text{m}$ CMOS technology. It achieves 49.99% uniqueness and 0.99973 entropy and passes all applicable randomness tests given by the National Institute of Standards and Technology (NIST) SP 800-22.
引用
收藏
页码:805 / 816
页数:12
相关论文
共 43 条
[1]   Static Physically Unclonable Functions for Secure Chip Identification With 1.9-5.8% Native Bit Instability at 0.6-1 V and 15 fJ/bit in 65 nm [J].
Alvarez, Anastacia B. ;
Zhao, Wenfeng ;
Alioto, Massimo .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (03) :763-775
[2]  
Anderson R, 1996, PROCEEDINGS OF THE SECOND USENIX WORKSHOP ON ELECTRONIC COMMERCE, P1
[3]   The Temperature Dependence of Mismatch in Deep-Submicrometer Bulk MOSFETs [J].
Andricciola, Pietro ;
Tuinhout, Hans P. .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) :690-692
[4]  
[Anonymous], [No title captured]
[5]  
[Anonymous], 1997, INT WORKSH SEC PROT
[6]  
[Anonymous], [No title captured]
[7]  
[Anonymous], [No title captured]
[8]  
[Anonymous], 2009, JESD22A104E JEDEC
[9]  
[Anonymous], [No title captured]
[10]  
[Anonymous], 2009, JESD22A101 JEDEC