A dynamically constrained genetic algorithm for hardware-software partitioning

被引:0
|
作者
Mudry, Pierre-Andre [1 ]
Zufferey, Guillaume [1 ]
Tempesti, Gianluca [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Cellular Architectures Res Grp, Stn 14, CH-1015 Lausanne, Switzerland
来源
GECCO 2006: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOL 1 AND 2 | 2006年
关键词
constrained hardware-software partitioning; TTA processor; genetic algorithm;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this article, we describe the application of an enhanced genetic algorithm to the problem of hardware-software codesign. Starting from a source code written in a high-level language our algorithm deter-mines, using a dynamically-weighted fitness function, the most interesting code parts of the program to be implemented in hardware, given a limited amount of resources, in order to achieve the greatest overall execution speedup. The novelty of our approach resides in the tremendous reduction of the search space obtained by specific optimizations passes that are conducted on each generation. Moreover, by considering different granularities during the evolution process, very fast and effective convergence (in the order of a few seconds) can thus be attained. The partitioning obtained can then be used to build the different functional units of a processor well suited for a large customization, thanks to its architecture that uses only one instruction, Move.
引用
收藏
页码:769 / 775
页数:7
相关论文
共 50 条
  • [31] System level software/hardware partitioning by genetic algorithm
    Zheng, Yun
    Huang, Guoyong
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2002, 14 (08): : 731 - 734
  • [32] A approach to hardware/software partitioning using genetic algorithm
    Guo, XD
    Ma, JT
    Liu, JR
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 277 - 281
  • [33] HARDWARE-SOFTWARE PARTITIONING FOR EMBEDDED MULTIPROCESSOR FPGA SYSTEMS
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (10A): : 3071 - 3083
  • [34] A metaheuristic based on the tabu search for hardware-software partitioning
    Jemai, Mehdi
    Dimassi, Sonia
    Ouni, Bouraoui
    Mtibaa, Abdellatif
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (02) : 901 - 912
  • [35] Hardware-software partitioning for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    International Journal of Innovative Computing, Information and Control, 2009, 5 (10): : 3071 - 3083
  • [36] Hardware-software partitioning and pipelined scheduling of transformative applications
    Chatha, KS
    Vemuri, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 193 - 208
  • [37] On the hardware-software partitioning: The Classic General Model (CGM)
    JavanHemmat, Hani
    Goudarzi, Maziar
    Hessabi, Shaahin
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2243 - +
  • [38] An Iterative Technique for Runtime Efficient Hardware-Software Partitioning
    Wijesundera, Deshya
    Liyanage, Kisaru
    Prakash, Alok
    Srikanthan, Thambipillai
    Perera, Thilina
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 403 - 406
  • [39] A tool for partitioning and pipelined scheduling of hardware-software systems
    Chatha, KS
    Vemuri, R
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 145 - 151
  • [40] A knowledge-based system for hardware-software partitioning
    Lopez, ML
    Iglesias, CA
    Lopez, JC
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 914 - 915