RosettaStone: Connecting the Past, Present, and Future of Physical Design Research

被引:5
作者
Kahng, Andrew B. [1 ]
Kim, Minsoo [2 ]
Kim, Seungwon [3 ]
Woo, Mingyu [2 ]
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[3] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
关键词
Benchmark testing; Physical design; Data models; Standards; Resource description framework; Pins; Open source software; open-source; standard physical design data model; academic tool; Bookshelf; OpenROAD; OpenDB;
D O I
10.1109/MDAT.2022.3179247
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Editor's notes: In this article, the authors introduce RosettaStone, an open and extensible foundation, which leverages a standard physical design data model (LEF/DEF 5.8) and open-source database implementation (OpenDB) to effectively connect the academic physical design field's past, present, and future. The authors also show how RosettaStone enables integration of closed-source research tools and nonstandard data formats for robust evaluation with modern technologies and testcases. Following the release of the IEEE CEDA DATC Robust Design Flow, RosettaStone is expected to contribute to a standard backplane for integration and testing of new methods in academic research on physical design and its translation into industry practice. -Yiran Chen, Duke University
引用
收藏
页码:70 / 78
页数:9
相关论文
共 12 条
[1]   INVITED: Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project [J].
Ajayi, Tutu ;
Chhabria, Vidya A. ;
Fogaca, Mateus ;
Hashemi, Soheil ;
Hosny, Abdelrahman ;
Kahng, Andrew B. ;
Kim, Minsoo ;
Lee, Jeongsup ;
Mallappa, Uday ;
Neseem, Marina ;
Pradipta, Geraldo ;
Reda, Sherief ;
Saligane, Mehdi ;
Sapatnekar, Sachin S. ;
Sechen, Carl ;
Shalan, Mohamed ;
Swartz, William ;
Wang, Lutong ;
Wang, Zhehong ;
Woo, Mingyu ;
Xu, Bangqi .
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[2]  
Caldwell AE, 2002, IEEE DES TEST COMPUT, V19, P72
[3]  
Chen J., 2021, P ICCAD, P1
[4]  
Chen Jianli, 2020, ICCAD IEEE ACM INT C
[5]   NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints [J].
Chen, Tung-Chieh ;
Jiang, Zhe-Wei ;
Hsu, Tien-Chang ;
Chen, Hsin-Chen ;
Chang, Yao-Wen .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) :1228-1240
[6]   RePlAce: Advancing Solution Quality and Routability Validation in Global Placement [J].
Cheng, Chung-Kuan ;
Kahng, Andrew B. ;
Kang, Ilgweon ;
Wang, Lutong .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (09) :1717-1730
[7]   NTUplace4h: A Novel Routability-Driven Placement Algorithm for Hierarchical Mixed-Size Circuit Designs [J].
Hsu, Meng-Kai ;
Chen, Yi-Fang ;
Huang, Chau-Chin ;
Chou, Sheng ;
Lin, Tzu-Hen ;
Chen, Tung-Chieh ;
Chang, Yao-Wen .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (12) :1914-1927
[8]   Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research [J].
Kahng, Andrew B. ;
Lee, Hyein ;
Li, Jiajia .
GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, :27-32
[9]  
Kahng Andrew B., 2021, PROC GOMAC, P1
[10]   NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing with Bounded-Length Maze Routing [J].
Liu, Wen-Hao ;
Kao, Wei-Chun ;
Li, Yih-Lang ;
Chao, Kai-Yuan .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) :709-722