A 5-GHz fully integrated ESD-protected low-noise amplifier in 90-nm RF CMOS

被引:111
作者
Linten, D [1 ]
Thijs, S [1 ]
Natarajan, MY [1 ]
Wambacq, P [1 ]
Jeamsaksiri, W [1 ]
Ramos, J [1 ]
Mercha, A [1 ]
Jenei, S [1 ]
Donnay, S [1 ]
Decoutere, S [1 ]
机构
[1] IMEC, DESICS, B-3001 Louvain, Belgium
关键词
CMOS; electrostatic discharges (ESD); low noise amplifier; radio frequency;
D O I
10.1109/JSSC.2005.847490
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated 5-GHz low-power ESD-protected low-noise amplifier (LNA), designed and fabricated in a 90-nm RF CMOS technology, is presented. This 9.7-mW LNA features a 13.3-dB power gain at 5.5 GHz with a noise figure of 2.9 dB, while maintaining an input return loss of - 14 dB. An on-chip inductor, added as "plug-and-play," i.e., without altering the original LNA design, is used as ESD protection for the RF pins to achieve sufficient ESD protection. The LNA has an ESD protection level up to 1.4 A transmission line pulse (TLP) current, corresponding to 2-kV Human Body Model (HBM) stress. Experimental results show that only minor RF performance degradation is observed by adding the inductor as a bi-directional ESD protection device to the reference LNA.
引用
收藏
页码:1434 / 1442
页数:9
相关论文
共 21 条
[1]  
*ANSI ESD, 2001, STM512001 ANSI ESD
[2]   A mixed-signal design roadmap [J].
Brederlow, R ;
Weber, W ;
Sauerer, J ;
Donnay, S ;
Wambacq, P ;
Vertregt, M .
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (06) :34-46
[3]   Impact of intrinsic channel resistance on noise performance of CMOS LNA [J].
Chen, JW ;
Shi, BX .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (01) :34-36
[4]   A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption [J].
Chiu, HW ;
Lu, SS .
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :226-229
[5]   64GHz and 100GHz VCOs in 90nm CMOS using optimum pumping method [J].
Franca-Neto, LM ;
Bishop, RE ;
Bloechel, BA .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :444-445
[6]  
HYVONEN S, 2003, P EOS ESD S, P188
[7]  
Jeamsaksiri W, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P100
[8]   Significance of the failure criterion on transmission line pulse testing [J].
Keppens, B ;
De Heyn, V ;
Iyer, MN ;
Vassilev, V ;
Groeseneken, G .
MICROELECTRONICS RELIABILITY, 2002, 42 (06) :901-907
[9]  
KER MD, 2003, P EOS ESD S, P204
[10]   A 5 GHz CMOS low-noise amplifier with inductive ESD protection exceeding 3 kV HBM [J].
Leroux, P ;
Steyaert, M .
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, :295-298