The impact of heat loss paths on the electrothermal models of self-heating effects in nanoscale tri-gate SOI MOSFETs

被引:3
|
作者
Su, Yali [1 ]
Lai, Junhua [2 ]
Liang, Feng [2 ]
机构
[1] Xian Shiyou Univ, Coll Mech Engn, 18 East Dianzi Erlu, Xian 710061, Shaanxi, Peoples R China
[2] Xi An Jiao Tong Univ, Sch Elect & Informat Engn, 28 West Xianning Rd, Xian 710049, Shaanxi, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2018年 / 15卷 / 24期
关键词
tri-gate SOI MOSFETs; self-heating effects (SHEs); gate dissipation channels; FINFET DEVICES; BULK; TRANSISTORS; DESIGN;
D O I
10.1587/elex.15.20180905
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nanoscale tri-gate SOI MOSFETs attract much attention in terms of the significance of self-heating effects (SHEs) which severely influence the operation stability and device reliability. Here, the impacts of the heat loss paths associated with the SHEs in nanoscale tri-gate SOI MOSFETs are comprehensively analyzed considering the gate dissipation channels (GDCs). The thermal resistance network model and thermal resistance model are presented to illustrate the heat dissipation mechanisms. 3D electro-thermal TCAD simulation results show that the heat flux through the GDCs occupies most part of the total heat dissipation. The static peak temperature can be decreased by decreasing the gate oxide thickness and increasing the cross-section of Fin area of tri-gate devices.
引用
收藏
页数:9
相关论文
共 50 条
  • [1] New Analytical Model for Nanoscale Tri-Gate SOI MOSFETs Including Quantum Effects
    Vimala, P.
    Balamurugan, N. B.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (01): : 1 - 7
  • [2] Systematic Understanding of Self-Heating Effects in Tri-Gate Nanowire MOSFETs Considering Device Geometry and Carrier Transport
    Ota, Kensuke
    Saitoh, Masumi
    Tanaka, Chika
    Nakabayashi, Yukio
    Numata, Toshinori
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [3] Modeling and simulation of nanoscale tri-gate MOSFETs including quantum effects
    Vimala, P.
    Balamurugan, N. B.
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (03)
  • [4] Modeling and simulation of nanoscale tri-gate MOSFETs including quantum effects
    P.Vimala
    N.B.Balamurugan
    Journal of Semiconductors, 2014, (03) : 24 - 28
  • [5] Modeling and simulation of nanoscale tri-gate MOSFETs including quantum effects
    P.Vimala
    N.B.Balamurugan
    Journal of Semiconductors, 2014, 35 (03) : 24 - 28
  • [6] Impact of high-k plug on self-heating effects of SOI MOSFETs
    Komiya, K
    Kawamoto, T
    Sato, S
    Omura, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 2249 - 2251
  • [7] Subthreshold Characteristic Analysis and Models for Tri-Gate SOI MOSFETs Using Substrate Bias Induced Effects
    Gola, Deepti
    Singh, Balraj
    Tiwari, Pramod Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 329 - 335
  • [8] Modeling Self-Heating Effects in Nanoscale SOI Devices
    Vasileska, D.
    Goodnick, S. M.
    Raleva, K.
    16TH INTERNATIONAL CONFERENCE ON ELECTRON DYNAMICS IN SEMICONDUCTORS, OPTOELECTRONICS AND NANOSTRUCTURES (EDISON 16), 2009, 193
  • [9] Numerical study on the self-heating effects for vacuum/high-k gate dielectric tri-gate FinFETs
    Zhang, Guohe
    Lai, Junhua
    Zhu, Shengli
    Wei, Sufen
    Liang, Feng
    Yang, Cheng-Fu
    MICROELECTRONICS RELIABILITY, 2019, 95 : 52 - 57
  • [10] Variable temperature characterization of low-dimensional effects in tri-gate SOI MOSFETs
    Barrett, C.
    Lederer, D.
    Redmond, G.
    Xiong, W.
    Colinge, J. P.
    Quinn, A. J.
    SOLID-STATE ELECTRONICS, 2010, 54 (11) : 1273 - 1277