Sequential Memristor Crossbar for Neuromorphic Pattern Recognition

被引:14
|
作者
Son Ngoc Truong [1 ]
Khoa Van Pham [1 ]
Yang, Wonsun [1 ]
Min, Kyeong-Sik [1 ]
机构
[1] Kookmin Univ, Sch Elect Engn, Seoul 136702, South Korea
关键词
Memristor crossbar; neuromorphic circuit; pattern recognition; sequential memristor crossbar; sequential pattern recognition; DENDRITES; CIRCUIT; DEVICE;
D O I
10.1109/TNANO.2016.2611008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Most of human's intelligent behaviors such as inference, prediction, anticipation, etc. are based on the processing of sequential data from human's sensory systems. Thus, a sequential memory that can process sequential information is very essential to mimic brain's intelligent behaviors. In this paper, we propose a new sequential memristor crossbar which is regarded as the first memristor circuit that copes with the sequential data. The new crossbar is composed of two layers which are the base layer and the sequential one, respectively. The base layer can recognize only static items one by one. The sequential layer can detect the serial order of items and find the best match with the detected sequence among many reference sequences stored in the memristor array. The new crossbar can recognize the tested sequences of items as well as 88.6% on average for the memristance variation of 0%. The variation tolerance is also tested from 0-% variation to 20-% variation in the proposed sequential crossbar.
引用
收藏
页码:922 / 930
页数:9
相关论文
共 50 条
  • [31] Neuromorphic pattern recognition using SET technology
    Chen, Xuejun
    Wang, Zhongmin
    Zhang, Zhigang
    Huang, Juyi
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 581 - 581
  • [32] Digital-Assisted Noise-Eliminating Training for Memristor Crossbar-based Analog Neuromorphic Computing Engine
    Liu, Beiye
    Hu, Miao
    Li, Hai
    Mao, Zhi-Hong
    Chen, Yiran
    Huang, Tingwen
    Zhang, Wei
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [33] A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays
    Shamsi, Jafar
    Mohammadi, Karim
    Shokouhi, Shahriar B.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2795 - 2805
  • [34] In-Memory Set Operations on Memristor Crossbar
    Kishori, Kajal
    Pyne, Sumanta
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 5061 - 5071
  • [35] Hybrid Crossbar Architecture for a Memristor Based Memory
    Yakopcic, Chris
    Taha, Tarek M.
    Hasan, Raqibul
    IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON 2014), 2014, : 237 - 242
  • [36] Hybrid crossbar architecture for a memristor based cache
    Yakopcic, Chris
    Hasan, Raqibul
    Taha, Tarek M.
    MICROELECTRONICS JOURNAL, 2015, 46 (11) : 1020 - 1032
  • [37] Sneak Path Characterization in Memristor Crossbar Circuits
    Joshi, Rasika
    Acken, John M.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (08) : 1255 - 1272
  • [38] Symbolic pattern recognition for sequential data
    Akbilgic, Oguz
    Howe, J. Andrew
    SEQUENTIAL ANALYSIS-DESIGN METHODS AND APPLICATIONS, 2017, 36 (04): : 528 - 540
  • [39] Memristor-MOS Analog Correlator for Pattern Recognition System
    Han, Ca-Ram
    Lee, Sang-Jin
    Oh, Kwang-Seok
    Cho, Kyoungrok
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (05) : 3365 - 3370
  • [40] Methods for Reducing Memristor Crossbar Simulation Time
    Uppala, Roshni
    Yakopcic, Chris
    Taha, Tarek M.
    PROCEEDINGS OF THE 2015 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2015, : 312 - 319