A multi-processor platform for signal processing

被引:0
|
作者
Freeman, BJ [1 ]
机构
[1] USN, Ctr Surface Warfare, Dahlgren Div, Dahlgren, VA 22448 USA
关键词
D O I
10.1117/12.327123
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The Acoustic Signal Development Platform (ASDP) was designed so that mature and experimental signal processing algorithms can be rapidly tested on real target hardware. Changing the number of processors, sensors, and configurations is accomplished through the use of drop-in modules and simple software changes. Open VME architecture and Texas Instruments TIM processor module standards allows for easy changes and upgrades to accommodate changing sensor requirements. In addition to a built in debugger, the interface between the processor modules and the host PC is accomplished using standard C function calls directly in the processor module software. This allows the processors to communicate directly with the host PC for disk storage, data analysis, and GUI displays. Thus, the ASDP allows the full development of a sensor package on real hardware before any custom system is built. Although the system was designed for acoustic signal processing, it is fully capable of performing other sensor processing tasks, such as RF and image processing.
引用
收藏
页码:483 / 494
页数:12
相关论文
共 50 条
  • [21] Real time image processing system design for multi-processor architectures
    Lange, H
    VISUAL INFORMATION PROCESSING VIII, 1999, 3716 : 112 - 129
  • [22] A Multi-Processor NoC platform applied on the 802.11i TKIP cryptosystem
    Lee, Jung-Ho
    Yoon, Sung-Rok
    Pyun, Kwang-Eui
    Park, Sin-Chong
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 567 - 570
  • [23] Application of a multi-processor SoC platform to high-speed packet forwarding
    Paulin, PG
    Pilkington, C
    DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 58 - 63
  • [24] AxE: An Approximate-Exact Multi-Processor System-on-Chip Platform
    Baroughi, A. S.
    Huemer, S.
    Shahhoseini, H. S.
    TaheriNejad, N.
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 60 - 66
  • [25] Multi-processor system-level synthesis for multiple applications on platform FPGA
    Kumar, Akash
    Fernando, Shakith
    Ha, Yajun
    Mesman, Bart
    Corporaal, Henk
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 92 - 97
  • [26] Improved processor synchronization for multi-processor traffic simulator
    Nakamura, S
    Kawanishi, T
    Tanimoto, S
    Miyanishi, Y
    Saito, S
    SYSTEMS MODELING AND SIMULATION: THEORY AND APPLICATIONS, 2005, 3398 : 386 - 391
  • [27] 1-GHz clock signal distribution for multi-processor super computers
    Tang, SN
    Li, T
    Li, FM
    Wu, LH
    Dubinovsky, M
    Wickman, R
    Chen, RT
    PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MASSIVELY PARALLEL PROCESSING USING OPTICAL INTERCONNECTIONS, 1996, : 186 - 191
  • [28] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 1999, : 499 - 506
  • [29] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    JOURNAL OF ALGORITHMS, 2001, 38 (01) : 2 - 24
  • [30] Bridging the gap between FPGAs and multi-processor architectures: A video processing perspective
    Cope, Ben
    Cheung, Peter Y. K.
    Luk, Wayne
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 308 - +