Wandering Spur Suppression in a 4.9-GHz Fractional-N Frequency Synthesizer

被引：2

作者：

Mai, Dawei ^{[1
,2
]}

Donnelly, Yann ^{[3
]}

Kennedy, Michael Peter ^{[1
,2
]}

Tulisi, Stefano ^{[4
]}

Breslin, James ^{[4
]}

Griffin, Patrick ^{[4
]}

Connor, Michael ^{[5
]}

Brookes, Stephen ^{[4
]}

Shelly, Brian ^{[4
]}

Keaveney, Mike ^{[6
]}

机构：

[1] Univ Coll Dublin, Sch Elect & Elect Engn, Dublin D04 V1W8 4, Ireland

[2] Microelect Circuits Ctr Ireland MCCI, Cork T12 R5CP, Ireland

[3] Qualcomm, Cork T23 YY09, Ireland

[4] Analog Devices Inc, Limerick V94 RT99, Ireland

[5] Hanwha Phasor, London EC1N 7RJ, England

[6] Robert Bosch Ireland Ltd, Limerick V94 TRW8, Ireland

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2022年 / 57卷 / 07期

基金：

爱尔兰科学基金会;

关键词：

Multi-stage noise shaping; Delta-sigma modulation; Frequency synthesizers; Spectrogram; Quantization (signal); Synthesizers; Phase noise; Divider controller; fractional-N frequency synthesizers; MASH digital Δ modulator (DDSM); phase noise; phase-locked loops (PLLs); quantization noise; spurious tones;

D O I：

10.1109/JSSC.2022.3163080

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Fractional-N frequency synthesizers that use a digital Delta-sigma modulator (DDSM) to control the feedback divider can exhibit spurious tones that move about in the frequency domain; these are known colloquially as ``walking'' or wandering spurs. Building upon a theoretical explanation of the origin of wandering spurs, this article presents two methods to suppress them. It describes a 4.9-GHz 180-nm SiGe BiCMOS charge-pump phase-locked loop (CP-PLL) fractional-N frequency synthesizer platform with a divider controller that can function as: 1) a standard MASH 1-1-1; 2) a MASH 1-1-1 with high-amplitude dither; and 3) a MASH 1-1-1 with a modified third stage. Measurements confirm the effectiveness of the wandering spur suppression strategies.

引用

页码：2011 / 2023

页数：13

共 50 条

[21] A 2-to-2.4-GHz differentially-tuned fractional-N frequency synthesizer for DVB tuner applications
孟令部
卢磊
赵薇
唐长文
半导体学报, 2010, 31 (07) : 108 - 114
[22] A 1.78-3.05 GHz fractional-N frequency synthesizer with power reduced multi-modulus divider
Huang, Fuqing
Wu, Jianhui
Ji, Xincun
Wang, Zixuan
Zhang, Meng
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (01) : 97 - 109
[23] A 0.20-2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP
Zou, Wei
Ren, Daming
Zou, Xuecheng
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (02) : 251 - 261
[24] A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications
Zhou Chunyuan
Li Guolin
Zhang Chun
Chi Baoyong
Li Dongmei
Wang Zhihua
JOURNAL OF SEMICONDUCTORS, 2009, 30 (07)
[25] A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications
周春元
李国林
张春
池保勇
李冬梅
王志华
半导体学报, 2009, 30 (07) : 112 - 116
[26] Chip design of a 5.8-GHz fractional-N frequency synthesizer with a tunable Gm-C loop filter
Huang Jhin-Fang
Liu Ron-Yi
Lai Wen-Cheng
Shin Chun-Wei
Hsu Chien-Ming
CHINESE PHYSICS B, 2012, 21 (08)
[27] A 1.41–1.72 GHz sigma-delta fractional-N frequency synthesizer with a PVT insensitive VCO and a new prescaler
Bo Zhao
Xiaojian Mao
Huazhong Yang
Hui Wang
Analog Integrated Circuits and Signal Processing, 2009, 59 : 265 - 273
[28] A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800
De Muer, B
Steyaert, MSJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) : 835 - 844
[29] SYSTEM DESIGN CONSIDERATIONS OF HIGHLY-INTEGRATED ΣΔ FRACTIONAL-N FREQUENCY SYNTHESIZER
Huang, Shuilong
Wang, Zhihua
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (02) : 169 - 181
[30] Comparison frequency doubling and charge pump matching techniques for dual-band ΔΣ fractional-N frequency synthesizer
Huh, H
Koo, Y
Lee, KY
Ok, Y
Lee, S
Kwon, D
Lee, J
Park, J
Lee, K
Jeong, DK
Kim, W
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (11) : 2228 - 2236

← 1 2 3 4 5 →