Low-Frequency Noise in Bridged-Grain Polycrystalline Silicon Thin-Film Transistors

被引:7
作者
Yang, Yuyang [1 ]
Zhang, Meng [1 ]
Lu, Lei [2 ]
Wong, Man [3 ]
Kwok, Hoi-Sing [3 ]
机构
[1] Shenzhen Univ, Coll Elect & Informat Engn, Shenzhen 518060, Peoples R China
[2] Peking Univ, Sch Elect & Comp Engn, Shenzhen 518055, Peoples R China
[3] Hong Kong Univ Sci & Technol, State Key Lab Adv Displays & Optoelect Technol, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
Thin film transistors; Silicon; Logic gates; 1; f noise; Scattering; Resists; Performance evaluation; f noise theory; bridged-grain (BG); low-frequency noise (LFN); polycrystalline silicon; thin-film transistors (TFTs); STRESS-INDUCED DEGRADATION; POLY-SI TFTS; SYNCHRONIZED-STRESS; REDUCTION; BORON;
D O I
10.1109/TED.2022.3148697
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, low-frequency noise (LFN) of bridged-grain (BG) polycrystalline silicon thin-film transistors (TFTs) is characterized and studied for the first time. The noise power spectral density (PSD) of drain current follows the classical 1/f noise theory. The carrier number with the correlated mobility fluctuation model dominates the device 1/f noise. Compared with normal TFTs, BG TFTs show a much smaller level of LFN, which is mainly attributed to grain boundary (GB) barrier lowering and trap density reduction.
引用
收藏
页码:1984 / 1988
页数:5
相关论文
共 33 条
[1]  
[Anonymous], 2005, Semiconductor Material and Device Characterization, P127, DOI DOI 10.1002/0471749095.CH3
[2]   Poly-Si TFTs With Three-Dimensional Finlike Channels Fabricated Using Nanoimprint Technology [J].
Chen, Henry J. H. ;
Jhang, Jia-Rong ;
Huang, Chien-Jen ;
Chen, Sun-Zen ;
Huang, Ju-Chun .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) :155-157
[3]  
Dean J.A., 2001, Lange's Handbook of Chemistry, V15
[4]   Origin of low frequency noise in polycrystalline silicon thin-film transistors [J].
Dimitriadis, CA ;
Brini, J ;
Kamarinos, G .
THIN SOLID FILMS, 2003, 427 (1-2) :113-116
[5]   IMPROVED ANALYSIS OF LOW-FREQUENCY NOISE IN FIELD-EFFECT MOS-TRANSISTORS [J].
GHIBAUDO, G ;
ROUX, O ;
NGUYENDUC, C ;
BALESTRA, F ;
BRINI, J .
PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1991, 124 (02) :571-581
[6]   MONOS memory in sequential laterally solidified low-temperature poly-Si TFTs [J].
Hsieh, SI ;
Chen, HT ;
Chen, YC ;
Chen, CL ;
King, YC .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (04) :272-274
[7]   Surface-free technology by laser annealing (SUFTLA) and its application to poly-Si TFT-LCDs on plastic film with integrated drivers [J].
Inoue, S ;
Utsunomiya, S ;
Saeki, T ;
Shimoda, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) :1353-1360
[8]   A novel method for a smooth interface at poly-SiOx/SiO2 by employing selective etching [J].
Jeon, JH ;
Yoo, JS ;
Park, CM ;
Choi, HS ;
Han, MK .
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (04) :152-154
[9]   Quantitative Analysis of Deuterium Annealing Effect on Poly-Si TFTs by Low Frequency Noise and DC I-V Characterization [J].
Kim, Do-Hyun ;
Lim, Sung Kwan ;
Bae, Hagyoul ;
Kim, Choong-Ki ;
Lee, Seung-Wook ;
Seo, Myungsoo ;
Kim, Seong-Yeon ;
Hwang, Kyu-Man ;
Lee, Geon-Beom ;
Lee, Byoung Hun ;
Choi, Yang-Kyu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (04) :1640-1644
[10]   Investigation of a two-layer gate insulator using plasma-enhanced ALD for ultralow temperature poly-Si TFTs [J].
Lim, JW ;
Yun, SJ ;
Kim, YH ;
Sohn, CY ;
Lee, JH .
ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (09) :G185-G187