共 23 条
[13]
Kleene SC., 1938, J SYMBOLIC LOGIC, V3, P150, DOI [10.2307/2267778, DOI 10.2307/2267778]
[15]
Mirzaee RF, 2017, J LOW POWER ELECTRON, V13, P36, DOI 10.1166/jolpe.2017.1463
[16]
A 45nm logic technology with high-k plus metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:247-+
[17]
An efficient ternary serial adder based on carbon nanotube FETs
[J].
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH,
2016, 19 (01)
:271-278
[18]
Moore GE, 2003, ISSCC DIG TECH PAP I, V46, P20