共 23 条
[1]
A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:657-660
[2]
Extracting random numbers from quantum tunnelling through a single diode
[J].
SCIENTIFIC REPORTS,
2017, 7
[3]
Multiple Valued Logic Using 3-State Quantum Dot Gate FETs
[J].
38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008),
2008,
:186-190
[5]
Challenges of 22 nm and beyond CMOS technology
[J].
SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES,
2009, 52 (09)
:1491-1533
[7]
Jain FC, 2007, 2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, P50
[10]
Karmakar S, 2009, 3 STATE BEHAV QUANTU