An Analytical Solution to the Grain Boundary Barrier Height in Undoped Polysilicon Thin-Film Transistors

被引:0
作者
Gong, Zhenning [1 ]
Wang, Mingxiang [1 ]
机构
[1] Soochow Univ, Dept Microelect, Suzhou 215006, Peoples R China
来源
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2014年
关键词
grain boundary potential barrier; undoped channel; Lambert W function; poly-Si TFTs;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on U-shaped distribution of density of states (nOS) and discrete grain analysis for grain boundary (GB) traps, a physical-based explicit analytical solution to the GB potential barrier height (psi(B)) is developed for undoped polycrystalline silicon thin-film transistors (TFTs). The explicit solution is derived by using the Lambert W function, without additional approximations introduced. The validity and accuracy of the solution is demonstrated by comparing the model with both numerical calculations and experimental psi(B) data of polycrystalline Si TFTs.
引用
收藏
页数:2
相关论文
共 5 条
  • [1] Brotherton S.D., 2013, INTRO THIN FILM TRAN
  • [2] Christensson S., 1968, SOLID STATE ELECT, V11, P797
  • [3] On the Lambert W function
    Corless, RM
    Gonnet, GH
    Hare, DEG
    Jeffrey, DJ
    Knuth, DE
    [J]. ADVANCES IN COMPUTATIONAL MATHEMATICS, 1996, 5 (04) : 329 - 359
  • [4] On the threshold voltage and channel conductance of polycrystalline silicon thin-film transistors
    Dimitriadis, CA
    Tassis, DH
    [J]. JOURNAL OF APPLIED PHYSICS, 1996, 79 (08) : 4431 - 4437
  • [5] A quasi two-dimensional conduction model for polycrystalline silicon thin-film transistor based on discrete grains
    Wong, Man
    Chow, Thomas
    Wong, Chun Cheong
    Zhang, Dougli
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2148 - 2156