Model Order and Terminal Reduction Approaches via Matrix Decomposition and Low Rank Approximation

被引：6

作者：

Benner, Peter ^{[1
]}

Schneider, Andre ^{[1
]}

机构：

[1] Tech Univ Chemnitz, Fak Math, D-09107 Chemnitz, Germany

来源：

SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING SCEE 2008 | 2010年 / 14卷

关键词：

D O I：

10.1007/978-3-642-12294-1_64

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

We discuss methods for model order reduction (MOR) of linear systems with many input and output variables, arising in the modeling of linear (sub) circuits with a huge number of nodes and a large number of terminals, like power grids. Our work is based on the approaches SVDMOR and ESVDMOR proposed in recent publications [1-5]. In particular, we discuss efficient numerical algorithms for their implementation. Only by using efficient tools from numerical linear algebra, these methods become applicable for truly large-scale problems.

引用

页码：523 / 530

页数：8

共 14 条

[1]

[Anonymous], 1998, ARPACK USERS GUIDE S

[2] Algorithm 844: Computing sparse reduced-rank approximations to sparse matrices [J].

Berry, MW ;

Pulatova, SA ;

Stewart, GW .

ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2005, 31 (02) :252-269

[3] COMPUTING TRUNCATED SINGULAR VALUE DECOMPOSITION LEAST-SQUARES SOLUTIONS BY RANK REVEALING QR-FACTORIZATIONS [J].

CHAN, TF ;

HANSEN, PC .

SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1990, 11 (03) :519-530

[4] Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals [J].

Feldmann, P ;

Liu, F .

ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :88-92

[5] A Jacobi-Davidson type SVD method [J].

Hochstenbach, ME .

SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2001, 23 (02) :606-628

[6] An efficient method for terminal reduction of interconnect circuits considering delay variations [J].

Liu, P ;

Tan, SXD ;

Li, H ;

Qi, ZY ;

Kong, J ;

McGaughy, B ;

He, L .

ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, :821-826

[7] An efficient terminal and model order reduction algorithm [J].

Liu, Pu ;

Tan, Sheldon X. -D. ;

Yan, Boyuan ;

McGaughy, Bruce .

INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) :210-218

[8]

Liu P, 2006, BMAS 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, P44

[9] Congestion-aware topology optimization of structured power/ground networks [J].

Singh, J ;

Sapatnekar, SS .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (05) :683-695

[10] IMPLICIT APPLICATION OF POLYNOMIAL FILTERS IN A K-STEP ARNOLDI METHOD [J].

SORENSEN, DC .

SIAM JOURNAL ON MATRIX ANALYSIS AND APPLICATIONS, 1992, 13 (01) :357-385

← 1 2 →