Selective Harmonic Mitigation Technique for Multilevel Cascaded H-bridge Converters

被引:15
作者
Napoles, Javier [1 ]
Leon, Jose I. [1 ]
Franquelo, Leopoldo G. [1 ]
Portillo, Ramon [1 ]
Aguirre, Miguel A. [1 ]
机构
[1] Univ Seville, Dept Elect Engn, Sch Engn, Seville 41092, Spain
来源
IECON: 2009 35TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS, VOLS 1-6 | 2009年
关键词
ELIMINATION;
D O I
10.1109/IECON.2009.5415023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increasing demand of energy and proliferation of non-linear loads have leaded to the appearance of new grid cods which limit the maximum acceptable harmonic levels. In this context, multilevel topologies are very attractive because can generate output waveforms with a low harmonic content using a low switching frequency. In this paper, the recently presented selective harmonic mitigation technique (SHMPWM) is adapted to a nine-level converter. Its flexibility is exploited to meet the EN 50160 and CIGRE WG 36-05 grid codes without any additional filtering system using 10 switching angles per quarter of period in a wide range of amplitudes of the fundamental harmonic from 0.70 to 1.22. Some results validating this technique applied to this topology are presented. A comparison with the well known selective harmonic elimination method is included showing the advantages of the SHMPWM technique.
引用
收藏
页码:806 / 807
页数:2
相关论文
共 21 条
[11]   Hybrid multilevel power conversion system: A competitive solution for high-power applications [J].
Manjrekar, MD ;
Steimer, PK ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (03) :834-841
[12]   A NEW NEUTRAL-POINT-CLAMPED PWM INVERTER [J].
NABAE, A ;
TAKAHASHI, I ;
AKAGI, H .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1981, 17 (05) :518-523
[13]   Implementation of a closed loop SHMPWM Technique for Three Level Converters [J].
Napoles, J. ;
Portillo, R. ;
Leon, J. I. ;
Aguirre, M. A. ;
Franquelo, L. G. .
IECON 2008: 34TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-5, PROCEEDINGS, 2008, :3260-3265
[14]  
NAPOLES J, IEEE T IND IN PRESS
[15]   GENERALIZED TECHNIQUES OF HARMONIC ELIMINATION AND VOLTAGE CONTROL IN THYRISTOR INVERTERS .1. HARMONIC ELIMINATION [J].
PATEL, HS ;
HOFT, RG .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1973, IA 9 (03) :310-317
[16]   Multilevel voltage-source-converter topologies for industrial medium-voltage drives [J].
Rodriguez, Jose ;
Bernet, Steffen ;
Wu, Bin ;
Pontt, Jorge O. ;
Kouro, Samir .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (06) :2930-2945
[17]   Optimized PWM strategy based on genetic algorithms [J].
Shi, KL ;
Li, H .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (05) :1458-1461
[18]  
Sirisukprasert S, 2002, IEEE T IND ELECTRON, V49, P875, DOI 10.1109/TIE.2002.801226
[19]   Inverter harmonic elimination through a colony of continuously exploring ants [J].
Sundareswaran, Kinattingal ;
Jayant, Krishna ;
Shanavas, T. N. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (05) :2558-2565
[20]   A complete harmonic elimination approach to dc link voltage balancing for a cascaded multilevel rectifier [J].
Watson, Alan J. ;
Wheeler, Patrick W. ;
Clare, Jon C. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (06) :2946-2953