Fabrication of reliable via conductors for niobium SFQ devices

被引:7
作者
Hinode, K [1 ]
Satoh, T [1 ]
Nagasawa, S [1 ]
Kitagawa, Y [1 ]
Hidaka, M [1 ]
机构
[1] Superconduct Res Lab, Tsukuba, Ibaraki 3058501, Japan
来源
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS | 2005年 / 426卷
关键词
via; sputtering; NbSFQ; multilevel wiring; critical current;
D O I
10.1016/j.physc.2005.02.121
中图分类号
O59 [应用物理学];
学科分类号
摘要
The via-wiring process for niobium large-scale single-flux-quantum (SFQ) circuits was studied from two viewpoints: niobium deposition and inter-level-dielectric (ILD) SiO2 deposition. It was found that superconductive critical current density (J(c)) strongly depends on the target-to-wafer distance (TS) during niobium deposition. Transmission-electron-microscope observation revealed that the niobium film sputtered under a long-TS condition has enough step coverage, but less crystallinity and lower density. Moreover, deposition at a lower incident angle at the via walls was found to cause the degradation. Grain growth at an inclined crystal orientation during the deposition is thought to produce high porosity in the film, resulting in poor Superconductive characteristics. Vias formed in the SiO2 deposited without substrate biasing were also found to degrade niobium film crystallinity. The most probable cause of this niobium degradation is the influence from water (moisture) absorbed in the SiO2 vias. These results show that reliable vias can be fabricated by niobium sputtering with optimized TS and by SiO2 formation with substrate biasing. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:1533 / 1540
页数:8
相关论文
共 6 条
[1]   Straightforward planarization method for multilayered SFQ device fabrication [J].
Hinode, K ;
Nagasawa, S ;
Sugita, M ;
Satoh, T ;
Akaike, H ;
Kitagawa, Y ;
Hidaka, M .
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2004, 412 :1437-1441
[2]  
Hinode K, 2003, IEICE T ELECTRON, VE86C, P2511
[3]   Development of advanced Nb process for SFQ circuits [J].
Nagasawa, S ;
Hinode, K ;
Satoh, T ;
Akaike, H ;
Kitagawa, Y ;
Hidaka, M .
PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2004, 412 :1429-1436
[4]   Fabrication process of planarized multi-layer Nb integrated circuits [J].
Satoh, T ;
Hinode, K ;
Akaike, H ;
Nagasawa, S ;
Kitagawa, Y ;
Hidaka, M .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) :78-81
[5]  
SATOH T, 2003, 2003 SPRING M JAP AP
[6]   INFLUENCE OF APPARATUS GEOMETRY AND DEPOSITION CONDITIONS ON STRUCTURE AND TOPOGRAPHY OF THICK SPUTTERED COATINGS [J].
THORNTON, JA .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1974, 11 (04) :666-670