Review article on Analytical Models for Single Gate and Double Gate MOSFETs in Subthreshold Regime

被引:0
作者
Duggal, Dhriti [1 ]
Sharma, Rajnish [1 ]
机构
[1] Chitkara Univ, ECE Dept, Chandigarh, India
来源
2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM) | 2016年
关键词
MOSFETs; short channel effects; scale length; Poisson's equation; voltage doping transformation; THRESHOLD VOLTAGE MODEL; CHANNEL; DG; SI; CAPACITANCE; LIMITS; BULK;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this review paper, various articles published in the last few years related to analytical models for Short Channel Effects (SCEs) in MOSFETS have been reviewed. In the first half of the paper, single gate MOSFET models have been examined which have been broadly classified into five categories namely a) charge sharing models, b) empirical SCE models, c) polynomial potential models, d) analytical models to 2-D Poisson's equation and e) voltage doping transformation (VDT) models. Limitations of the various available models in these categories have been highlighted. In the second half of the paper double gate MOSFET models based on a) 1-D Poisson's Equation b) 2-D Poisson's Equation and c) voltage doping transformation (VDT) have been detailed along with the limitations of each of these.
引用
收藏
页数:5
相关论文
共 50 条
[41]   Characterization of Symmetric and Asymmetric Double Gate Junctionless Field Effect Transistor in Subthreshold Region [J].
Haque, Md Mahfuzul ;
Kabir, Md Humaun ;
Adnan, Md Mohsinur Rahman .
2020 IEEE REGION 10 SYMPOSIUM (TENSYMP) - TECHNOLOGY FOR IMPACTFUL SUSTAINABLE DEVELOPMENT, 2020, :678-681
[42]   An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETs [J].
Moreno Perez, Enrique ;
Roldan Aranda, Juan Bautista ;
Garcia Ruiz, Francisco J. ;
Barrera Rosillo, Domingo ;
Ibanez Perez, Maria Jose ;
Godoy, Andres ;
Gamiz, Francisco .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) :2854-2861
[43]   A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs [J].
Djeffal, F. ;
Meguellati, M. ;
Benhaya, A. .
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2009, 41 (10) :1872-1877
[44]   Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs [J].
Sharma, Rajiv ;
Pandey, Sujata ;
Jain, Shail Bala .
JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
[45]   Analytical modeling of drain current and RF performance for double-gate fully depleted nanoscale SOI MOSFETs [J].
Rajiv Sharma ;
Sujata Pandey ;
Shail Bala Jain .
半导体学报, 2012, 33 (02) :28-35
[46]   Reduced Gate Capacitance of Dual Metal Double Gate over Single Metal Double Gate Tunnel FET: A Comparative Study [J].
Gupta, Divyam ;
Bagga, Navjeet ;
Dasgupta, S. .
2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, :110-112
[47]   A Unified Quasi-3D Subthreshold Behavior Model for Multiple-Gate MOSFETs [J].
Liou, Juin J. ;
Gao, Hong-Wun ;
Wang, Yeong-Her ;
Chiang, Te-Kuang .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (04) :763-771
[48]   A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs [J].
Chiang, T. K. .
SOLID-STATE ELECTRONICS, 2009, 53 (05) :490-496
[49]   A Gate-Induced Drain-Leakage Current Model for Fully Depleted Double-Gate MOSFETs [J].
Jin, Xiaoshi ;
Liu, Xi ;
Lee, Jong-Ho .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) :2800-2804
[50]   A Review on Modeling the Channel Potential in Multi-Gate MOSFETs [J].
Mohammadi, Hossein ;
Abdullah, Huda ;
Dee, Chang Fu .
SAINS MALAYSIANA, 2014, 43 (06) :861-866