Wakeup-Free and Endurance-Robust Ferroelectric Field-Effect Transistor Memory Using High Pressure Annealing

被引:56
作者
Manh-Cuong Nguyen [1 ]
Kim, Sihyun [2 ,3 ]
Lee, Kitae [2 ,3 ]
Yim, Ji-Yong [1 ]
Choi, Rino [1 ]
Kwon, Daewoong [4 ]
机构
[1] Inha Univ, Dept Mat Sci & Engn, Incheon 22212, South Korea
[2] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea
[3] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul 08826, South Korea
[4] Inha Univ, Dept Elect Engn, Incheon 22212, South Korea
基金
新加坡国家研究基金会;
关键词
FeFETs; Logic gates; Threshold voltage; Annealing; Tin; Voltage measurement; Transistors; Ferroelectric FET (FeFET); HZO; endurance characteristics of FeFET; high-pressure annealing; TRANSIENT NEGATIVE CAPACITANCE; FEFETS; FET;
D O I
10.1109/LED.2021.3096248
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wakeup-free and endurance-robust HfZrO2 (HZO) ferroelectric field-effect transistor (FeFET) was fabricated on a silicon-on-insulator substrate. After a high-pressure forming gas annealing as the last alloy step, the performance and endurance of the FeFETs were significantly improved by trap states reduction, polarization enhancement, and wake-up elimination. As the result, the FeFETs show superior endurance exceeding 10(10) cycles and robust retention behavior at program/erase biases of +/- 3.5V and pulse width of 100 ns. These results indicate that appropriate thermal treatment for the interlayer and ferroelectric material could substantially improve FeFET performance and reliability.
引用
收藏
页码:1295 / 1298
页数:4
相关论文
共 26 条
[1]  
Bae H., 2020, IEEE INTERELECTRON D, DOI [10.1109/IEDM13553.2020.9372076, DOI 10.1109/IEDM13553]
[2]   Challenges to Partial Switching of Hf0.8Zr0.2O2 Gated Ferroelectric FET for Multilevel/Analog or Low-voltage Memory Operation [J].
Chatterjee, Korok ;
Kim, Sangwan ;
Karbasian, Golnaz ;
Kwon, Daewoong ;
Tan, Ava J. ;
Yadav, Ajay K. ;
Serrao, Claudy R. ;
Hu, Chenming ;
Salahuddin, Sayeef .
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (09) :1423-1426
[3]   Monolithic 3D Integration of High Endurance Multi-Bit Ferroelectric FET for Accelerating Compute-In-Memory [J].
Dutta, S. ;
Ye, H. ;
Chakraborty, W. ;
Luo, Y-C ;
San Jose, M. ;
Grisafe, B. ;
Khanna, A. ;
Lightcap, I ;
Shinde, S. ;
Yu, S. ;
Datta, S. .
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
[4]   A Study of Endurance Issues in HfO2-Based Ferroelectric Field Effect Transistors: Charge Trapping and Trap Generation [J].
Gong, Nanbo ;
Ma, Tso-Ping .
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (01) :15-18
[5]  
Jerry M, 2017, INT EL DEVICES MEET
[6]   On the Physical Mechanism of Transient Negative Capacitance Effect in Deep Subthreshold Region [J].
Jin, Chengji ;
Saraya, Takuya ;
Hiramoto, Toshiro ;
Kobayashi, Masaharu .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) :368-374
[7]   Growth of (111)-oriented epitaxial and textured ferroelectric Y-doped HfO2 films for downscaled devices [J].
Katayama, Kiliha ;
Shimizu, Takao ;
Sakata, Osami ;
Shiraishi, Takahisa ;
Nakamura, Syogo ;
Kiguchi, Takanori ;
Akama, Akihiro ;
Konno, Toyohiko J. ;
Uchida, Hiroshi ;
Funakubo, Hiroshi .
APPLIED PHYSICS LETTERS, 2016, 109 (11)
[8]   A study on the wake-up effect of ferroelectric Hf0.5Zr0.5O2 films by pulse-switching measurement [J].
Kim, Han Joon ;
Park, Min Hyuk ;
Kim, Yu Jin ;
Lee, Young Hwan ;
Moon, Taehwan ;
Do Kim, Keum ;
Hyun, Seung Dam ;
Hwang, Cheol Seong .
NANOSCALE, 2016, 8 (03) :1383-1389
[9]   Analysis on Reverse Drain-Induced Barrier Lowering and Negative Differential Resistance of Ferroelectric-Gate Field-Effect Transistor Memory [J].
Lee, Kitae ;
Kim, Sihyun ;
Lee, Jong-Ho ;
Kwon, Daewoong ;
Park, Byung-Gook .
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (08) :1197-1200
[10]   Annealing behavior of ferroelectric Si-doped HfO2 thin films [J].
Lomenzo, Patrick D. ;
Takmeel, Qanit ;
Moghaddam, Saeed ;
Nishida, Toshikazu .
THIN SOLID FILMS, 2016, 615 :139-144