Theory and practical implementation of harmonic resonant rail driver

被引:1
作者
Moon, JS [1 ]
Athas, WC [1 ]
Beerel, PA [1 ]
机构
[1] Univ So Calif, Los Angeles, CA 90089 USA
来源
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN | 2001年
关键词
harmonic-resonant rail driver; energy-recovery circuit; pulse-forming network; clock generation;
D O I
10.1109/LPE.2001.945392
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
This paper presents a new algorithm for designing efficient harmonic resonant rail drivers. The circuit solution is coupled to a standard pulse source and uses only discrete passive components. It can thus be externally tuned to minimize the consumed power in the target IC. A new efficient algorithm based on current-fed pulse-forming network theory is proposed to find the value of each discrete component for a target frequency and a given load capacitance. The proposed driver topology can be used to generate any desired periodic 50% duty-cycle waveform by superimposing multiple harmonics of the desired waveform, however, this paper focuses on the generation of square-wave clock signals. We have tested the driver with a capacitive load between 38.3pF and 97.8pF. The overall dissipation for our second-order harmonic rail driver is 19% of fCV(2) at 15MHz and 97.8pF load.
引用
收藏
页码:153 / 158
页数:6
相关论文
共 10 条
[1]  
[Anonymous], 1974, NETWORK ANAL
[2]  
ATHAS W, 1997, IEEE J SOLID STA NOV, P1693
[3]  
ATHAS W, 1996, P 1996 INT S CIRC SY, P129
[4]  
ATHAS W, 2000, IEEE J SOLID STA NOV, P1561
[5]  
Chandrakasan A.P., 1995, Low Power Digital CMOS Design
[6]  
Glasoe G. N., 1948, PULSE GENERATORS, P175
[7]  
Kim SW, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P167, DOI 10.1109/LPE.1998.708183
[8]  
Rabaey J. M., 1995, DIGITAL INTEGRATED C
[9]  
TZARTZANIS N, 1998, THESIS U SO CALIFORN
[10]  
Younis S. G., 1995, Proceedings. Sixteenth Conference on Advanced Research in VLSI, P404, DOI 10.1109/ARVLSI.1995.515635