A novel mechanical diced trench structure for warpage reduction in wafer level packaging process

被引:8
作者
Zhu, Chunsheng [1 ,2 ]
Li, Heng [1 ,2 ]
Xu, Gaowei [1 ]
Luo, Le [1 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, State Key Lab Transducer Technol, Shanghai 200050, Peoples R China
[2] Univ Chinese Acad Sci, Being 100049, Peoples R China
基金
上海市自然科学基金;
关键词
Wafer warpage; Wafer level packaging; Trench structure;
D O I
10.1016/j.microrel.2014.11.006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The wafer warpage problem, mainly originated from coefficient of thermal expansion mismatch between the materials, becomes serious in wafer level packaging as large diameter wafer is adopted currently. The warpage poses threats to wafer handling, process qualities, and can also lead to serious reliability problems. In this paper, a novel mechanical diced trench structure was proposed to reduce the final wafer warpage. Deep patterned trenches with a depth about 100 mu m were fabricated in the Si substrate by mechanical dicing method. Both experiment and simulation approaches were used to investigate the effect of the trenches on the wafer warpage and the influence of the geometry of the trenches was also studied. The results indicate that, by forming deep trenches, the stress on the individual die is decoupled and the total wafer warpage could be reduced. The final wafer warpage is closely related to the trench depth and die width. Trenched sample with a depth of 100 mu m can decrease the wafer warpage by 51.4%. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:418 / 423
页数:6
相关论文
共 10 条
  • [1] Mechanical comparison of a polymer nanocomposite to a ceramic thin-film anti-reflective filter
    Druffel, Thad
    Geng, Kebin
    Grulke, Eric
    [J]. NANOTECHNOLOGY, 2006, 17 (14) : 3584 - 3590
  • [2] Design and optimization of thermo-mechanical reliability in wafer level packaging
    Fan, X. J.
    Varia, B.
    Han, Q.
    [J]. MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 536 - 546
  • [3] Wafer deposition/metallization and back grind, process-induced warpage simulation
    Irving, S
    Liu, Y
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1459 - 1462
  • [4] Lofrano M, 2013, 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME)
  • [5] Qian QX, 2013, 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME)
  • [6] Reinikainen TO, 2005, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, P91
  • [7] Constitutive response of passivated copper films to thermal cycling
    Shen, YL
    Ramamurty, U
    [J]. JOURNAL OF APPLIED PHYSICS, 2003, 93 (03) : 1806 - 1812
  • [8] Analysis of Asymmetric Warpage of Thin Wafers on Flat Plate Considering Bifurcation and Gravitational Force
    Shin, Dong-Kil
    Lee, Jung Ju
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (02): : 248 - 258
  • [9] Prediction of back-end process-induced wafer warpage and experimental verification
    van Silfhout, RBR
    van Driel, WD
    Li, Y
    Zhang, GQ
    Ernst, LJ
    [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1182 - 1187
  • [10] Zhu CS, 2014, ELEC COMP C, P815, DOI 10.1109/ECTC.2014.6897379