Experiments with arbitrary networks in time-multiplexed delay systems

被引:34
|
作者
Hart, Joseph D. [1 ,2 ]
Schmadel, Don C. [1 ]
Murphy, Thomas E. [1 ,3 ]
Roy, Rajarshi [1 ,2 ,4 ]
机构
[1] Univ Maryland, Inst Res Elect & Appl Phys, College Pk, MD 20742 USA
[2] Univ Maryland, Dept Phys, College Pk, MD 20742 USA
[3] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
[4] Univ Maryland, Inst Phys Sci & Technol, College Pk, MD 20742 USA
关键词
COMPLEX NETWORKS; CHIMERA STATES; SYNCHRONIZATION; OSCILLATORS;
D O I
10.1063/1.5016047
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
We report a new experimental approach using an optoelectronic feedback loop to investigate the dynamics of oscillators coupled on large complex networks with arbitrary topology. Our implementation is based on a single optoelectronic feedback loop with time delays. We use the space-time interpretation of systems with time delay to create large networks of coupled maps. Others have performed similar experiments using high-pass filters to implement the coupling; this restricts the network topology to the coupling of only a few nearest neighbors. In our experiment, the time delays and coupling are implemented on a field-programmable gate array, allowing the creation of networks with arbitrary coupling topology. This system has many advantages: the network nodes are truly identical, the network is easily reconfigurable, and the network dynamics occur at high speeds. We use this system to study cluster synchronization and chimera states in both small and large networks of different topologies. Published by AIP Publishing.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] A Time-Multiplexed FPGA Overlay with Linear Interconnect
    Li, Xiangwei
    Jain, Abhishek Kumar
    Maskell, Douglas L.
    Fahmy, Suhaib A.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1075 - 1080
  • [32] Time-Multiplexed Online Checking: A Feasibility Study
    Gao, Ming
    Chang, Hsiu-Ming
    Lisherness, Peter
    Cheng, Kwang-Ting
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 371 - 376
  • [33] Memory erasure using time-multiplexed potentials
    Talukdar, Saurav
    Bhaban, Shreyas
    Salapaka, Murti V.
    PHYSICAL REVIEW E, 2017, 95 (06)
  • [34] A routing algorithm for FPGAs with time-multiplexed interconnects
    Ruiqi Luo
    Xiaolei Chen
    Yajun Ha
    Journal of Semiconductors, 2020, (02) : 75 - 84
  • [35] GENERAL TIME-MULTIPLEXED, SPACE-MULTIPLEXED, AND FREQUENCY-MULTIPLEXED ACOUSTOOPTIC CORRELATOR
    CASASENT, D
    APPLIED OPTICS, 1985, 24 (18): : 2884 - 2888
  • [36] Time-Multiplexed FPGA Overlay Architectures: A Survey
    Li, Xiangwei
    Maskell, Douglas L.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (05)
  • [37] A routing algorithm for FPGAs with time-multiplexed interconnects
    Ruiqi Luo
    Xiaolei Chen
    Yajun Ha
    Journal of Semiconductors, 2020, 41 (02) : 75 - 84
  • [38] A routing algorithm for FPGAs with time-multiplexed interconnects
    Luo, Ruiqi
    Chen, Xiaolei
    Ha, Yajun
    JOURNAL OF SEMICONDUCTORS, 2020, 41 (02)
  • [40] DMD-based time-multiplexed autostereoscopic display
    Kupiec, S. A.
    Markov, V. B.
    IMAGING SCIENCE JOURNAL, 2011, 59 (02): : 75 - 82